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This thesis describes some o f the necessary c irc u its  fo r use in 
a multichannel analyzer; in  p a rticu la r those c irc u its  needed in a 
pulse height analyzer and Mossbauer data analyzer are described. The 
c irc u its  tha t concern a pulse height analyzer are a se ria l s h if t  re g is te r 
memory, a tim ing and synchronization c ir c u it ,  and an analog pulse stre tcher 
c ir c u it .  The c irc u its  tha t could be used in a Mossbauer data analyzer 
are a p a ra lle l s h if t  re g is te r memory, a timing and synchronization 
c ir c u it ,  and a memory address se lector A high frequency voltage 
fo llow er c ir c u it  is  also described; th is  c ir c u it  could be used as a 
bu ffe r stage or in  a sample and hold app lica tion . F in a lly , the imple­
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This thesis treats the development o f some of the c irc u its  required 
fo r  a multichannel analyzer I n i t ia l ly  these c irc u its  were to be applied 
to a Mossbauer data analyzer fo r  research that Dr Joseph A. Moyzis, Jr , 
was conducting at the time. The organization of the memory, tim ing and 
synchronization, and memory address selector are a ll based upon the 
c r ite r ia  o f Dr. Moyzis. Approximately midway in the development o f the 
Mossbauer data analyzer, Dr Moyzis le f t  the Colorado School o f Mines; 
consequently, there was no longer a need fo r  a Mossbauer data analyzer.
The pulse height analyzer research and design was started in an 
e f fo r t  to develop a useful tool and to minimize the time lo s t in  the 
development of the Mossbauer data analyzer. The memory configura tion , 
pulse s tre tche r, and the tim ing and synchronization c ir c u it  have been 
developed and tested fo r the pulse height analyzer The pulse height 
analyzer is  to have 100 channels capable o f storing 105 counts per 
channel w ith input pulses from 0 to 10 vo lts  high and 0.5 ys wide.
Chapter 2 deals with so lid  state s h if t  re g is te r memories. This 
type o f memory was selected because of i ts  low cost and high f le x ib i l i t y .  
The memory.may be used e ith e r as a small se ria l type memory or a.s a 
large p a ra lle l type memory. The memory has the ca p a b ility  o f addition
1
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o f counts, subtraction o f counts, readout fo r an analog d isp lay, and 
readout fo r  a numeric d isplay. F in a lly , there is  an explanation o f how 
the memory is  applied in a Mossbauer data analyzer and in a pulse height 
analyzer.
Chapter 3 describes the tim ing and synchronization c irc u its  fo r  a 
pulse height analyzer and a Mossbauer data analyzer These c irc u its  
provide the two-phase clocks fo r  the memory, the preset load command, 
and the count enable command. The timing and synchronization c ir c u it  
fo r  the pulse height analyzer allows a maximum o f one count to be added 
in to  the memory per address; th is  c ir c u it  is  compared with the tim ing 
and synchronization c ir c u it  fo r  the Mossbauer data analyzer, which ac­
cumulates more than one count in the memory per address The timing 
and synchronization c ir c u it  allows the memory to be d ig ita l ly  synchro­
nized w ith other c irc u its  fo r  added s ta b il i ty .
The pulse s tre tcher c ir c u it  is  described in Chapter 4. This 
c ir c u it ,  which is used only in a pulse height analyzer, accepts a 0 to 
10 v o lt pulse o f 0.5 ys minimum duration and stretches i t  fo r  0.2 ms 
maintaining a lin e a r re la tionsh ip  between the input and output voltages 
. The memory address se lecto r, as described in Chapter 5, was 
designed fo r  use in a Mossbauer data analyzer. This c ir c u it  selects the 
the part of the memory w ith in  which data are to be stored. The c ir c u it  
cycles the memory at a high s h if t  frequency u n til the s ta rt location in 
the memory is  reached; the c ir c u it  then cycles the memory at a slower 
s h if t  frequency through the addresses where data are to be stored; 
f in a l ly  the c ir c u it  cycles the remaining addresses in the memory at
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the high s h if t  frequency. This c ir c u it  minimizes delays inherent in 
using one part o f a large s h if t  reg is te r memory.
Chapter 6 discusses a high frequency voltage fo llow er This 
c ir c u it  was developed fo r  the pulse stretcher c ir c u it ;  however, the 
f in a l version o f the pulse stre tcher did not require the high frequency 
voltage fo llow er. This c ir c u it  accepts a 0 to -5 v o lt signal and has 
a bandwidth of 5 MHz.
Chapter 7 is  a block description of a pulse height analyzer and 
shows the application o f the c irc u its  that have been developed fo r  the 
pulse height analyzer. The description also explains the c irc u its  that 
have to be developed to make a working pulse height analyzer
Chapter 8 deal's w ith a Mossbauer data analyzer and explains how 
the c irc u its  tha t have been developed would be used in a Mossbauer data 
analyzer. The description also outlines the c irc u its  needed to make a 
complete Mossbauer data analyzer.
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CHAPTER 2 
SOLID STATE SHIFT REGISTER MEMORIES
Theory o f Operation:
S h ift Registers: A s h if t  re g is te r can be analyzed as a series
§
of J-K f l ip - f lo p s .  Figure 1 gives a block diagram o f a s h if t  re g is te r 




S h ift Pulsei+_______ •
Figure 1
The operation o f a s h if t  register-begins at point 1 o f the s h if t  pulse; 
at th is  point the slave is  iso la ted from the master. At point 2 the values 
o f QA and QA from f l ip - f lo p  A are entered in to  the master o f f l ip - f lo p  
B by way o f the J and K inputs o f B. This sequence also occurs in  the 
remaining f l ip - f lo p s ,  each receiving the data from the previous stage.
At point 3 the J and K inputs are disabled, and the values o f J and K are 
locked in to  the master. At point 4 the information stored in the master 
is  transferred in to  the slave. The QB and OB’ outputs o f the B f l ip - f lo p  
§See Appendix. 4
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now assume the value tha t QA and QA had before the s h if t  pulse arrived.
Data are entered in to  the s h if t  re g is te r through the J and K inputs of 
f l ip - f lo p  A in a manner s im ila r to the way tha t data are entered in to  
f l ip - f lo p  B from f l ip - f lo p  A. Data are read out o f the s h if t  reg is te r 
through the QZ and QZ outputs o f f l ip - f lo p  Z, Therefore, in  the operation 
o f a s h if t  reg is te r data which are entered in to  the s h if t  re g is te r are 
remembered fo r  as many s h if t  pulses as there are f l ip - f lo p s ,  and these 
data constitu te  the output o f the la s t f l ip - f lo p .
S h ift Register Memories: A s h if t  reg is te r can be used as a drum
type memory device when the s h if t  re g is te r is  connected in a re c ircu la tin g  
loop. This re c ircu la tio n  is  accomplished by connecting the la s t f l ip - f lo p 's  
outputs, QZ and QZ, to the J and K inputs o f the A f l ip - f lo p .  When con­
nected in th is  manner the data, which have gone through the en tire  memory 
and are now at QZ and QZ, reenter a t the beginning o f the memory, The 
data then rec ircu la te  through the memory.
The primary d i f f ic u l t y  w ith a memory of th is  type is  the entry and 
re tr ie v a l o f the data stored w ith in  the memory. This d i f f ic u l t y  is  
overcome by inserting  in the feedback loop o f the s h if t  re g is te r a device 
to read out of or w rite  in to  the s h i f t  reg is te r. This device allows the
data to be entered in to , changed w ith in , and read from the memory,
This type of memory does not allow the random access o f any address, 
as would be possible w ith a random access memory. The s h if t  re g is te r 
memory must in  general be cycled whenever an address is  to be accessed.
In large s h if t  re g is te r memories the inherent delays become a real 
problem. The means to circumvent th is  problem are explained in  the 
section e n tit le d  Memory Address Selector,
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General Purpose S h ift Register Memory Card:
Description o f the Memory Card: The s h if t  re g is te r memory card is
il lu s tra te d  in  Figure 2. The design o f the memory is  based on a binary 
coded decimal (BCD) format. The memory uses four 512-bit s h i f t  reg isters 
and one up-down presetable counter as the computation device. At some
location in one s h if t  re g is te r one o f the four necessary BCD b its  which
constitu te  a decimal number is  stored. The four s h if t  reg isters then 
store one complete decimal d ig i t  in  BCD.
The s h if t  reg isters require a two-phase clock input. The two-phase 
clock s h ifts  the re g is te r and also enables the read and the w rite  opera­
tio n . The output clock is  $1; data are read out from the s h if t  re g is te r 
on a low-to-high tra n s itio n  o f the $1 clock. The input clock is  $2; 
data are read in to  the s h if t  re g is te r on a low-to-high tra n s itio n  o f 
the $2 clock. External to the memory there is  a tim ing and synchroniza­
tio n  c ir c u it  tha t generates the two-phase clock pulses. These pulses 
are timed according to the app lica tion  tha t the memory must serve.
The outputs o f the s h if t  reg isters 1-1, 1-2, 1-3, and 1-4 are 
connected to the A, B, C, and D preset inputs o f the counter, 1-5.
The-A, B, C, and D outputs o f the counter are fed back to the inputs 
o f the s h i f t  re g is te rs , 1-1, 1-2, 1-3, and 1-4 respective ly.
By placing the counter in  the feedback loop fo r  the re c ircu la tin g  
s h if t  re g is te r, data can be entered in to , cleared from, changed w ith in , 
and read out o f the s h i f t  re g is te r.
Data- are entered in to  and changed w ith in  the s h if t  re g is te r in  the 
fo llow ing sequence. A low-to-high tra n s itio n  o f the output clock $1 
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at the outputs. These four outputs, which constitu te  one decimal d ig i t ,  
are used to load the preset counter. The counter w i l l  now e ithe r count 
up (add counts) or count down (subtract counts) according to a predeter­
mined command from an external switch. A fte r a predetermined time the 
input clock $2 then loads in to  1-1, 1-2, 1-3, and 1-4, the four BCD 
outputs of the counter. The s h if t  re g is te r then s h if ts  to location n+1 
and the sequence begins again.
To clear memory requires only tha t the clear be enabled in the 
counter. Then, as the re g is te r s h if ts ,  only zeros can be entered 
because the c lear holds the output o f the counter at zero. Consequently, 
only zeros are w ritte n  in to  the s h if t  reg is te r.
I f  there is  no count pulse (command) present the preset counter's 
output w i l l  assume the value of the preset input. The counter w i l l  not 
change value, and the s h if t  reg isters w il l  behave as a re c ircu la tin g  
memory. This mode is  ideal fo r  storage of in form ation, as well as fo r 
reading out o f the memory. The read-out process is  non-destructive and 
allows fo r  the sampling of data while the memory is  cycling.
Included on the memory card are two means fo r  data output; there are 
a continuous output and a latched output. When enabled the continuous 
output reads out the instantaneous value o f the counter in BCD. This 
type o f output would ty p ic a lly  be used fo r  a cathode ray tube (CRT) 
d isplay. Here the continuously changing output from the counter w i l l  be 
applied to the input o f a d ig ita l-to -an a lo g  converter, and the output o f 
the d ig ita l-to -a n a log  converter w i l l  then give a con tinua lly  changing 
analog output o f the memory. The latched output assumes the value o f the 
counter output when the latch pulse is .rece ived , and stores th is
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value u n t il the next la tch pulse is  received. When the la tch  output is  
enabled the value o f the counter output a t the time o f the la tch pulse 
is  then provided. This type o f readout would be used fo r  a numerical 
tube or te letype output, where the output must be present fo r  a period 
o f time longer than is  required by a CRT display.
Both the latched and the continuous output are o f a bussed 
configuration. In unbussed memories that require many cards there are 
necessarily four output wires from each card. By using the output bus 
and strobing the output gates o f the memory card there are only four
output lines fo r  the en tire  memory and one strobe lin e  fo r  each card.
This reduces the backpanel w iring  and s im p lifie s  the actual hand w iring . 
The output gates fo r  the memory are open-collector 2 -input NAND gates,
One input o f the NAND gate is  from the counter, in  the case o f the
continuous output, or from the la tch , in  the case o f the latched output. 
The other input to the NAND gate is  one o f the strobe inputs fo r  the card. 
When the strobe input is  a t log ic  level "1" then the output o f the NAND 
gate is  the complement o f the other input to the gate. When the strobe 
input is  at log ic  level "0" then the output o f the NAND gate is  at log ic  
level "1" independently o f the other input. The open co lle c to r gates 
can have th e ir  outputs para lle led to give the wire AND-function. This 
feature allows implementation o f the BCD output bus and reduces the 
ou tpu t-line  requirement. The output is the complement o f the BCD code.
IC S h ift Register: The s h if t  re g is te r chosen fo r  the memory 
application is  a M onolith ic Memories, Inc. MM3405. I t  i s a  512 b i t  
re c ircu la tin g  dynamic s h if t  re g is te r. This integrated c ir c u it  features
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a wide operating frequency range o f 30 Hz to 4 MHz. The slow s h if t  
frequency in  many applications is  quite advantageous. The MM3405 is  a 
s ilic o n  gate metal oxide semiconductor device; however, i t  is  easily  
interfaced w ith the standard TTL log ic  by use o f some external res is to rs . 
The w rite /re c irc u la te  and read controls and chip se lect gates were not 
used in the present app lica tion . An important ch a rac te ris tic  o f the 
s h if t  re g is te r in designing in te rface  c irc u its  to TTL lo g ic  is  the 
large clock capacitance o f 80 p f This a ffects  the level transla to rs 
because they must be capable o f d riv ing  capacitive loads.
Conditions of Test
Input rise and fall times: 10 nsec 
Output load is 1 TTL gate Timing Diagram
BIT 1 BIT N
DATA OUT






CHIP SELECT 1 
CHIP SELECT 2
tc,+_H - i h - w






The Timing Diagram fo r  the s h i f t  re g is te r is  given in  Figure 3 ^  
Clock pulses shown here are produced by the Level Translator,
Additional AC characte ris tics  fo r  the s h if t  reg isters are given 
in  Table 1^
A.C. Characteristics
T Case =  - 5 5 ° C  t0  + 8 5 ° C ; V CC =  -^V ±5 %  ; VDD =  -5 V ± 5 % ; V|LC =  (Vcc -14 ) to (Vcc -17); 
Rl  =  3K; CL =  20pf; 1 TTL Load; 36% Duty Cycle unless otherwise noted.
SYMBOL TEST MIN. MAX. UNIT CONDITIONS
FREQUENCY CLOCK & DATA REP RATE 200 Hz @25°C 
Note 1
2 MHz
t<^>pw CLOCK PULSE WIDTH 0.180 10 fi sec
tyd CLOCK PULSE DELAY 30 nsec
t;  tf CLOCK PULSE TRANSITION 1 Atsep
tow DATA WRITE (SET-UP) TIME 100 nsec
tDH DATA TO CLOCK HOLD TIME 20 nsec
-ta+;ta- CLOCK TO DATA OUT DELAY 250 nsec
*R— > tcS-
‘WR-
CLOCK TO “ READ” OR 






CLOCK TO “READ” OR 




Cin INPUT CAPACITANCE 5 pF @ 1 MHz; V=VCC; V=250mV p-p
C o u t OUTPUT CAPACITANCE 5 PF @ 1 MHz; V=VCC; V=250mV p-p
C ( f ) CLOCK CAPACITANCE 80 PF @ 1 MHz; V=VCC; V=250mV p-p
Table 1
One additional fac to r con tribu ting  to the selection o f these s h if t  
reg is te rs is  the cost per b i t .  The cost o f one cent per b i t  makes the 
s h i f t  re g is te r memory very a ttra c tiv e , and the fa c t tha t the memory 
does not permit random access can be to le ra ted.
IC Counter: The counter used in  the feedback loop o f the s h if t
re g is te r is  a Texas Instruments SN74192, which is  a synchronous 4 -b it  
up/down counter. The SN74192 is  a preset counter, required in  the memory
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applica tion in which the s h if t  reg is te r must load the counter. The 
counter is  also an up/down counter, which gives the memory the cap a b ility  
o f both adding counts in to  and subtracting counts from the memory. This 
is  p a rtic u la r ly  useful in  a pulse-height analyzer because i t  provides a 
convenient method fo r  subtracting background counts, subtracting 
spectra, etc.
The high c lear input forces a ll outputs to be low, independently 
o f the count and preset inputs. The counter has both borrow and carry 
outputs fo r  eas ily  cascading the stages. There are two count inputs 
provided. The d ire c tion  of counting is determined by which count input 
is  pulsed. The SN74192 g rea tly  increases the f le x ib i l i t y  of the memory 
fo r  the nominal cost o f $1.92.
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Level T ransla to r:
In troduction : The s h if t  reg is ters require a two-phase clock input 
fo r  s h if t in g , data inpu t, and data output. The log ic  determining the 
tim ing and synchronization o f the two-phase clock depends upon the ap­
p lica tio n  of the s h if t  reg is te r. The use o f the tra n s is to r- tra n s is to r  
lo g ic  (TTL) fo r  the two-phase clock would l im it  the output voltage of 
th is  c ir c u it  to standard TTL le ve ls , approximately 0 vo lts  and +5 vo lts , 
The MM3405 s h if t  reg isters require a two-phase clock voltage swing of 
-10 vo lts  to +5 vo lts . This necessitates the use o f a level tra n s la to r 
which w il l  trans la te  the TTL levels o f 0 and +5 vo lts  to -10 and +5 vo lts  
respective ly. The clock input fo r an MM3405 has a predominently reactive 
input whose capacitance is  80 pf
Description of Operation: The level tra n s la to r is  shown in
Figure 4. 1-1 represents a standard TTL gate. The actual input of the
level tra n s la to r is  Q - l; the operation is  more easily  fo llowed, however, 
by including the gate in the discussion. When the input o f 1-1 is at 
log ic  level "1" the output o f 1-1 is  a t log ic  level "0" Logic level 
"0" is  approximately 0 vo lts . With 0 vo lts  applied to  i ts  base Q-l 
conducts. Transistor Q-l is  the source of s u ff ic ie n t current to 
saturate tra n s is to r Q-2, When tra n s is to r Q-2 saturates, i t  applies 
-9.5 vo lts  to the base o f the complementary em itter fo llow er consisting 
o f Q-3 and Q-4. The output voltage is approximately -10 vo lts  under 
these conditions.
I f  the input o f 1-1 is  a t log ic  level "0" the output o f 1-1 is  at 
log ic  level "1" Logic level "1" is  approximately equal to +5 v o lts , 
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With tra n s is to r Q-l o f f  there is  no base current fo r  Q-2; Q-2 is  
consequently turned o f f  The co lle c to r o f Q-2 is  now at +5 vo lts .
The +5 vo lts  is  applied to the base of the complementary em itter 
fo llow e r, g iving an output voltage of the level tra n s la to r o f approxi­
mately +5 vo lts .
The complementary PNP-NPN em itter fo llow er allows the level 
tra n s la to r to a c tive ly  pu ll the output to e ithe r +5 vo lts  or -10 vo lts .
Design Considerations: Resistor R-2 is  470 ohms and has a potentia l 
d ifference of 4.5 vo lts  across i t  when tra n s is to r Q-l is  conducting.
The co lle c to r current o f Q-l is  approximately 10 mA.
Q-2 is  an NPN, high speed, saturated switching tra n s is to r. Q-2 
is  a type number MPS3646, which has switching times o f 25 ns fo r  time 
to turn on and 35 ns fo r  time to turn o f f  The forward current gain 
h^e has a minimum value of 30.
For tra n s is to r Q-2 w ith a base current o f 10 mA and an h^e o f 30, 
saturation resu lts  fo r
50ft < R-3.
Another constra in t on tra n s is to r Q-2 is  the maximum co lle c to r current. 
This current is  300 mA; R-3 has to be large enough tha t th is  current 
l im i t  is  not exceeded. The value o f R-3 in the actual c ir c u it  is 
150 ohms, which sa tis fie s  both of the above constraints,
The capacitors C-l are used to bypass the power supply lines,
These provide trans ien t operating current to the tra n s la to r which 
could not be provided by the power supply because o f inductive leads 
They also reduce feedback between stages and reduce the tendency to
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o s c illa te . Without diode D - l, the output o f the level tra n s la to r has 
some ring ing fo llow ing a pulse tra n s itio n . Diode D-l is  inserted between 
the output o f the level tran s la to r and the -10 v o lt supply and decreases 
the amount o f ring ing . I f  the output o f the level tra n s la to r fa l ls  
below -10 vo lts  in  potentia l the diode D-l is  forward biased and conducts 
The ring in g , which would go below -10 v o lts , forward biases diode D -l; 
the diode consequently qu ickly drains the energy out o f the stray 
capacitance and inductance which are causing the ring ing .
Resistor R-4 is  suggested by the manufacturer o f the s h if t
reg isters as an in te rfac ing  stage between the level transla to rs and the
s h if t  re g is te rs ' clock inputs.
The complementary em itter fo llow er Q-3 and Q-4 w i l l  have to 
charge the clock capacitance of the s h if t  reg isters through re s is to r 
R-4. The R-C charging time w i l l  determine the number o f s h if t  reg isters 
tha t may be driven by the level trans la to r. From Figure 3 and Table 1 
the maximum allowable clock pulse tra n s itio n  time is  1 ys fo r  a 
tra n s itio n  o f the clock o f 90% o f the f in a l voltage. A 90% tra n s itio n  
corresponds to approximately three R-C time constants. Therefore
3{R- 4HCclockHn} < 1 vs ’ 
where C ]  ̂ = 80 p f /s h if t  re g is te r, n = the number o f s h if t  re g is te rs ,
and R-4 = 100 a. Consequently, n is  approximately equal to 40, and the
level tra n s la to r should be able to drive about 40 s h if t  reg is ters ,
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Applications o f the General Purpose Memory:
Serial Memory: In a se ria l BCD memory data may be stored in a
horizontal stack. The A b i t  o f each coded decimal d ig it  is stored in 
s h if t  re g is te r 1-1; s im ila r ly , the B b it  is  in  1-2, C is  in  1-3, and D 
is  in  1-4.
To store a f iv e  decimal d ig it  number in  the se ria l memory the 
10° decimal d ig i t  is  stored in  b its  1 o f s h if t  reg is ters  I -1 , 1-2, 1-3, 
and 1-4; s im ila r ly , the 101 d ig i t  is  in b its  2, the 102 d ig i t  is  in 
b its  3, the 103 d ig it  is  in  b its  4, and the 10^ d ig i t  is  in b its  5 o f 
the s h if t  reg isters I -1 , 1-2, 1-3, and 1-4. The address number 0 con­
s is ts  o f b i t  numbers 1 through 5 of the four s h if t  reg is ters . B it numbers 
6 through 10 constitu te  address number 1, etc.
A memory o f 100 addresses capable o f s toring a f iv e  d ig it  number 
in each address requires one memory card. The size o f the memory is 
determined by the size o f the s h if t  registers used on the card. For 
512-b it s h if t  reg isters the above memory has 12 extra b its  which can be 
used to store additional data.
Table 2 be tte r il lu s tra te s  the se ria l memory configuration. In 
actual operation i f  a count is  to be added in  address 1, then when s h if t  
re g is te r b i t  #6 is  reached and the output clock has loaded the preset 
counter, a pulse is  applied to the input o f the counter, increasing 
decimal b i t  10° by 1 The input clock then loads the new b i t  #6 in to  
the s h if t  reg is te rs . The carry output o f the counter then is  sensed as 
to whether a count should be added to the b i t  #7, the 101, o f address #1 
I f  so, the above process is  followed; i f  not, there is  no pulse to the 
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A s im ila r procedure is  followed to subtract counts; however, the 
borrow is  now sensed ra ther than the carry.
The timing and generation o f the pulse is  carried out by the tim ing 
and synchronization c irc u it .
P ara lle l Memory: In a pa ra lle l BCD memory the data are stored in
a v e rtica l stack. This memory configuration requires more than one 
memory card. I t  requires one memory card per decimal d ig it  o f the number 
to be stored. Therefore, i f  a number o f order f iv e  is  to be stored, then 
f iv e  memory cards are needed.
Each card in the memory stores one complete d ig it .  1-1 stores the
A b i t ,  1-2 the B, 1-3 the C, and 1-4 the D. The 10° are stored in card 1,
the 101 in  card 2, the 102 in card 3, 103 in card 4, and 104 in 
card 5. Address #0 comprises b its  #1 on a ll cards, address #1 comprises 
b its  #2 on a ll cards, etc.
The cards are chained together to form the ve rtica l stack. The 
size o f the number to be stored is  determined by the number of cards; the 
number o f addresses is  determined by the size o f the s h if t  reg is te r.
• This memory configuration presents the various d ig its  o f a number 
stored in  a given address simultaneously. The count pulses are applied 
to the input o f the u n it 's  decade memory card. The ten 's decade memory 
card receives i ts  input from e ith e r the borrow output o f the u n it 's  card 
i f  the counts are to be subtracted or the carry output o f the u n it 's  card
i f  the counts are to be added. This scheme is  continued fo r  as many
decades as necessary in  the memory.
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The strobe output feature is  p a rtic u la r ly  useful fo r  th is  memory 
configuration. The number o f cards needed to store a large number
d icta tes the necessity fo r  a bussed output.
This memory configuration allows fo r eas ily  expanding the memory 
ca p a b ility , tha t is ,  the magnitude of a number tha t can be stored. This 
expansion is  accomplished by simply adding more cards to the memory, The
expansion of the address ca p a b ility  o f the memory requires the addition
o f more s h if t  reg isters to each card. This is  the same type expansion 
d i f f ic u l t y  as would be found in  a se ria l app lica tion o f the general 
purpose memory.
The pa ra lle l memory configuration is  useful fo r  large memories 
because the time needed to load the memory is  on the order of 50 ns fo r 
a f iv e  d ig i t  number. This time is  determined by the response time of 
the SN74192 decade counters. The time needed to load a s im ila r number 
in a se ria l memory is  2.5 ys, This time is determined by the maximum 
s h if t  rate of the MM3405 s h if t  reg is ters ,
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CHAPTER 3 
TIMING AND SYNCHRONIZATION CIRCUIT
In troduction :
As indicated in  the section e n tit le d  S h ift Registers, the two- 
phase clock determines the reading in to  and w ritin g  out o f memory. The 
most accurate and re lia b le  means fo r  generating the two-phase clock 
signals is  d ig ita l ly .  This method, as opposed to a method which re lie s  
upon an R-C tim ing network to generate the tim ing and synchronization 
necessary fo r  the s h if t  re g is te rs , is  more precise and allows fo r  
d e fin ite  time synchronization.
The input to the tim ing and synchronization c ir c u it  is  a master 
clock. This clock provides the pulses tha t the tim ing and synchronization 
c ir c u it  counts in order to generate the correct pulse tra in  fo r  the 
s h ff t  reg is te rs . Any e rro r introduced by the master clock may change 
the read-in time, or w rite -o u t time, etc. This e rro r w i l l  not change 




C irc u it Requirements: Figure 5 shows a tim ing and synchronization
c ir c u it  appropriate fo r  app lica tion  in  a pulse height analyzer The 
function of th is  c ir c u it  is  to generate the proper pulse tra in  fo r  the 
two-phase clock, preset load command, count enable command and the 
add/subtract 1 count to memory command. A cha rac te ris tic  o f the pulse 
height analyzer is  tha t only one count per address may be added per 
cycle o f memory. The tim ing and synchronization c ir c u it  must provide 
fo r  th is  feature.
The pulse tra in  sequence is depicted in Figure 6. The required 
sequence is  one in  which the low-to-high tra n s itio n  o f the $1 clock, 
the output clock o f the s h i f t  re g is te r, occurs w ith in  the command to 
load the preset counter. The count enable and the add 1 count occur 
a fte r  the preset counter has been loaded. The count input and the preset 
load are disabled when the $2 clock, the input clock o f the s h if t  
re g is te r, makes i ts  low-to-high tra n s itio n .
C irc u it Operation: The input to the c ir c u it  is  the square wave
generated by the master clock. This square wave is  a 10 .MHz signal 
tha t is  applied to the input o f I - l -B ,  J-K f l ip - f lo p .  The J and K inputs 
o f the f l ip - f lo p  are connected to the +V This connection makes the 
f l ip - f lo p  change states on each clock pulse. The B output o f I - l-B  
is  the clock input fo r  another J-K f l ip - f lo p ,  I - l -A ,  also connected 
to toggle. I - l -B  divides the master clock by two, and I - l-A  divides the 
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I-4-C is  a NAND gate used as an in ve rte r; i t  inverts the signal 
from the master clock. The output signal from the master clock is  here­
a fte r  referred to as C
The preset load command must have enabled the counter's preset 
load when the $1 clock makes a low-to-high tra n s it io n . I t  is  therefore 
advantageous fo r  the preset load to be enabled s lig h t ly  before the low- 
to-high tra n s itio n  o f the $1 clock and remain fo r  a period o f time a fte r 
th is  tra n s it io n . The counter input must also be disabled throughout th is  
time. The Boolean expression fo r  the $1 clock can be seen from Figure 5 
to be
$1 = C • B • A.
The preset load command is ,  in  Boolean form,
Preset Load = B • A.
The count enable has an external input which comes from an external 
counter. This input is  named "Channel 0-99 OK." This input is  from 
a counter which determines whether the memory is in the f i r s t  100 
addresses or not. The log ic  has been expressly designed fo r  a 100 
channel analyzer. The Boolean expression fo r  the count enable is
Count Enable = A • D, 
where D represents "Channel 0-99 OK." When D is  "1 ", the count enable 
is  A; when D is  "0 ", the count enable is "1"
The count to be added in to  the memory must occur a fte r  the preset 
is  loaded and the counter is  enabled. This condition must be present 
regardless o f whether the count is  a new count entering memory or the 
carry or borrow output fo r  the other d ig its ,
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The pulse which adds 1 count is  the output o f I-2 -A , a 4-input
V
NAND gate. The external input to th is  gate is  labeled "OK add 1 count." 
This input represents e ith e r a new count to be added to the un its or a 
carry to  or borrow from other d ig its . The log ica l expression fo r  add 
1 count is ,  i f  "OK add 1 count" is  labeled E,
Add 1 count = C • B • A • E.
When E = "1" the Add 1 count = C • A • B, and when E = "0" the Add 1
count = "1"
The $2 clock, the input clock fo r  the s h i f t  re g is te r, must occur
a fte r  the Add 1 count pulse. This sequence allows the new value o f the
counter to be loaded in to  the s h i f t  re g is te r. A fte r the $2 pulse the 
s h if t  re g is te r s h ifts  to the next b i t ;  the $1 clock pulse, consequently, 
should fo llow  the $2 clock pulse closely in time. The $2 clock pulse in 
Boolean form is  as fo llow s:
$2 = C • A • B.
The to ta l clock sequence fo r  the timing and synchronization c ir c u it
is  depicted in  Figure 6.
The actual c ir c u it  has a 540 pf capacitor to ground a t the output 
o f I-4-C. This capacitor is  used to compensate fo r  the delays through 
the J-K f l ip - f lo p s .  The typ ica l propagation delay fo r  an SN7473 J-K
f l ip - f lo p  is  25 ns. For example i f  B -  "1 ", A = "1 ", and C = "0 ", then
$2 = C • A • B -  "1" On the "0" to "1" tra n s itio n  o f the master clock 
C changes to "1 ", ty p ic a lly  10 ns a fte r  the master clock tra n s it io n  i f  no 
capacitor C-l is  present. Therefore, a t time t  = 10 ns Z -  "1 ", A = "1" 
and B = "1 ", and $2 = "0" The $2 clock makes the tra n s it io n  from "1" to
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"0" a t t  = 10 ns. At t  = 25 ns the B output o f I - l-B  makes i ts  tra n s itio n  
from "1" to "0" Therefore, a t t  = 25 ns C = "1 ", A = "1 ", B = "0" 
and $2 = "1" The $2 clock therefore makes an unallowable tra n s itio n  
and is  in the wrong state from t  = 10 ns to t  = 25 ns w ith no capacitor 
C-l present.
%.
The 540 pf capacitor C-l holds the output o f I-4-C at "0" or "1" 
u n t il the J-K f l ip - f lo p s  have changed th e ir  outputs. This capacitor 
compensates fo r  the propagation delays through the f l ip - f lo p s  and 
elim inates the p o s s ib ility  o f fa lse  outputs because of the propagation 
delays through the various integrated c irc u its ,
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Mossbauer Data Analyzer:
C irc u it Requirements: Figure 7 shows the tim ing and synchronization
c ir c u it  appropriate to a MSssbauer Data Analyzer. The c ir c u it  must pro­
vide esse n tia lly  the same tim ing and synchronization tha t is  necessary 
in  a pulse height analyzer. A Mossbauer analyzer remains a t one address 
and counts fo r  a period o f time, however; then the memory indexes, and 
the system counts at a new address, The tim ing and synchronization 
c ir c u it  fo r  a Mossbauer analyzer is ,  therefore , not re s tr ic te d  to 1 count
per address per cycle of memory, as is  true fo r  a pulse height analyzer
Figure 8 gives the time sequence fo r the pulse tra in  used to
synchronize the memory of a Mossbauer analyzer.
C lrc u it Operation: Pulses from the master clock are applied to
the input o f I - l -A  which is  a J-K f l ip - f lo p .  The QA output o f the f l i p -  
flo p  provides the count pulses fo r  1-2, a decade counter
The A and D outputs o f 1-2 are applied to the input o f I-4 -B , a
2-input NAND gate. The output from I-4-B is  one o f the inputs to I-4-C , 
the other input is  a "XI0" input. The "XI0" input increases the s h if t  
frequency by a fa c to r o f 10 and completely disables the memory input.
This input is  used in  conjunction w ith the memory address se lector to 
decrease the cycle time through memory.
The combination o f 1-2 and I - l-A  provides the long count time at 
one address. The count time is  18 pulses out o f 20 master clock pulses, 
The count enable is  high when the counter is  disabled. The 
Boolean expression fo r  the count enable is
Count Enable = A • D • [X I0].
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The condition A • D = 1 occurs only when the counter is  a t the BCD 
representation fo r  the number 9. The counter counts a lternate  clock 
pulses, I t  counts on a h igh-to-low  tra n s itio n  o f i ts  input pulse.
I - l-A  changes state on each clock pulse because i ts  J and K inputs are 
connected to log ic  level "1" Since I- l-A  has a high-to-low  tra n s itio n  
fo r  every other clock pulse, the decade counter remains in each state 
fo r  two master clock pulses, Therefore fo r  pulses number 18 and 19 
from the master clock A = D = "1 ", and fo r  other pulses in the group 
o f 20, A • D = "0"
For pulses number 18 and 19 in each group of 20, A D = "0 ", 
the count enable is equal to "1 ", and the counter is  disabled. I f  input 
"X I0" is  "0" then regardless o f the other input fo r I-4-C the count 
enable is  equal to "1 ", and the counter is disabled. I f  "XI0" is  "1" 
then during pulses 18 and 19 the count enable is  equal to "1 ", and the 
counter is  disabled; during the other 18 pulses in the group 
A • D = 1, count enable is  equal to "0 ", and the counter is  enabled. 
Consequently, the counter is  enabled fo r  18 out o f every 20 pulses of 
the master clock, and i t  is  disabled fo r  the remaining 2 pulses in 20.
. The output s h if t  re g is te r clock $1 and the input s h if t  re g is te r 
clock $2 must occur during the time when the counter is  disabled. 
Furthermore, the $2 must precede the $1 clock w ith in  the time span of 
the disable counter pulse. The preset load pulse has to occur through­
out the time span of the $1 clock pulse, but not any longer than the 
disable pulse fo r  the counter.
The Boolean expression fo r  $1, the output s h if t  re g is te r c lock, is
$1 = C • [AQ] • [Count Enable] • 1
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I-3-A and I-3-B are fou r-inp u t NAND gates; the fourth  input is  connected 
to "1" This connection e ffe c tiv e ly  makes the gates three-input gates 
I f  the count enable is  equal to "1 ", as could be exte rna lly  set by 
making the "X10" = "0", then the $1 clock is  simply equal to C [AQ]. 
With $1 equal to C" • [AQ] the s h if t  reg is te r w i l l  s h if t  ten times fa s te r 
because the decade counter 1-2 no longer has to count to 9 fo r  the count 
enable to equal "1"
The preset load is  given by the expression
Preset Load = [AQ] • [Count Enable],
This expression ensures that the "0" to "1" tra n s itio n  o f the $1 clock
pulse occurs e n tire ly  w ith in  the preset load command.
The input s h if t  re g is te r clock $2 has the fo llow ing Boolean 
expression:
$2 = 0 • [AQ] • [Count Enable] • 1 
The only d ifference between the $1 clock and the $2 clock lie s  in the 
interchange o f AQ and AQ in  the log ic  expression. This fa c to r ensures 
tha t the pulses w i l l  occur closely in time and also tha t the $2 clock 





An analog pulse stre tcher is  a c ir c u it  which stretches in time a
short duration input pulse while maintaining the height, i .e .  voltage,
o f the input pulse. This c ir c u it  is  required in  a pulse height analyzer
Design input pulse duration is  approximately 0.5 ys. Design range fo r
input pulse height is  0 to +10 V
In the 100 channel pulse height analyzer the pulse s tre tcher is
needed because the stretched pulse must be compared to a lin e a r ramp.
The lin e a r ramp is  generated from the same clock tha t is  d riv ing  the
memory. The lin e a r ramp generator must be synchronous w ith the memory,
A c ir c u it  tha t generates such a ramp with automatic compensation to co­
r n
sure lin e a r ity  is  outlined by D. M. Brockmanv 1 in  "E lectron ics" Vol 46, 
No. 2. When the stretched pulse voltage and the lin e a r ramp voltage are 
equal, one count is  added to the then current address in memory, The 
location in  memory is  determined by the height o f the ramp and hence by 
the height o f the input pulse.
The 100 channel pulse height analyzer has a memory cycle time of 
0.2048 ms; th is  is  calculated on the basis o f a s h if t  frequency o f
35
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2.5 MHz and re g is te r capacity o f 512 b its .
The voltage range o f the input pulse is  0 to +10 v o lts , and the 
pulse height analyzer has 100 channels; therefore , the width o f each 
channel is  0.1 v o lt.
The requirements of the pulse s tre tcher are tha t i t  must accept an 
input pulse o f voltage 0 to +10 and width o f 0.5 ys; the output pulse 
must not decay by 0.1 v o lt  in  0.2048 ms; the output voltage must bear a 
lin e a r re la tionsh ip  to the input pulse voltage.
T-1609 37
Basic Pulse Stretcher C irc u it:
Pulse Stretcher Theory: A simple c ir c u it  tha t could be used fo r  an
analog pulse s tre tcher is  a capacitor and diode, as depicted in  Figure 9.
A pos itive  pulse o f height V is  applied to the input. Because the 
capacitor cannot instantaneously change i ts  charge, the r ig h t p late of 
the capacitor i n i t ia l l y  rises to the same po tentia l as the le f t .  As 
the potentia l o f the r ig h t p late increases, the diode becomes forward 
biased and conducts. This action then brings the r ig h t p la te o f the 
capacitor to ground p o te n tia l, charging the capacitor to the voltage V 
o f the pulse. ^
When the input pulse returns to ground, the capacitor again cannot 
instantaneously change i t s  charge; consequently, the r ig h t p late is  now 
a t a potentia l o f -V. The diode is  reverse biased and the output voltage
m
o f the pulse stre tcher is  -V. A time sequence at the input and output o f 











A disadvantage o f th is  c ir c u it  arises from the characte ris tics  of 
a semiconductor junction diode. The current through the diode is  an
For small forward-biased voltages the current through the diode is  
small and as a re su lt i t  takes a long time fo r  the diode to bring the 
r ig h t p late o f the capacitor to ground potentia l
The basic pulse s tre tcher c ir c u it  u t il iz e s  the simple capacitor- 
diode pulse stretch ing c ir c u it ;  however, i t  divorces i t s e l f  o f the 
dependence upon the diode's exponential behavior.
Super Diode C irc u it : A super diode c ir c u it  uses an operational
am p lifie r and a diode to simulate a diode with an extremely low turn-on 
voltage and high switching speed. Figure 11 shows such a c ir c u it .
The operational am p lifie r has an open-1oop voltage gain G, which is  
ty p ic a lly  10u. The non-inverting input o f the operational am p lifie r is 
grounded. C haracteristic o f negative feedback is  a small potentia l d i f ­
ference or e rro r voltage between the non-inverting and inverting  inputs 
I f  a pos itive  pulse voltage 6v is  applied to the inve rting  inpu t, the 
c ir c u it  id e a lly  w i l l  apply $v to the anode o f the diode and -G[<$vJ to





the cathode o f the diode. In practice G[<5v] may be much greater than the 
saturation output voltage of the operational a m p lifie r; i f  so, the out­
put voltage o f the operational am p lifie r w i l l  be lim ited  to i t s  saturation 
value. Having a po tentia l o f (1 + G)sv across i t ,  the diode is  forward 
biased. The turn-on voltage fo r  a s ilic o n  diode is  approximately 0.6 
v o lt .  Therefore the minimum 6v tha t w i l l  s trongly turn on the diode is
6v -  J -;| = yqv = 6 x 10 5 v o lt .
The diode in  th is  c ir c u it  is  strongly turned on at 6 x 10"5 v o lt  rather 
than 0.6 v o lt  as would be true fo r  a diode alone.
I f  the voltage applied to the inverting  input is  -6v then the anode 
o f the diode is  at po tentia l -Sv and the cathode at potentia l G[6v].
The diode is  reverse biased by a voltage o f (G + 1)6v; consequently, only 
a small reverse leakage current is  allowed in the diode fo r  a small 
reverse voltage 6v being applied to the input o f the c ir c u it .
Description of the Basic Pulse-Stretcher C irc u it : The basic pulse






The tra n s is to r is  connected as an em itter fo llow er. Pulses to be 
stretched are applied to the base o f th is  tra n s is to r. The em itter f o l ­
lower is  a bu ffe r stage which provides enough current to charge the 
capacitor qu ick ly . The DC o ffs e t cha rac te ris tic  o f the base em itter 
junction  w il l  not a ffe c t the operation o f the pulse s tre tcher because 
the stre tch ing capacitor AC couples the input bu ffe r to the res t o f the 
c ir c u it .
The operational am p lifie r and diode form a super diode. This is 
the charging diode through which the capacitor is  charged.
The operation o f th is  c ir c u it  resembles tha t of a simple capacitor- 
diode pulse s tre tche r, except tha t the super diode has an extremely small 
turn-on voltage.
Practical Pulse Stretcher Operational Design: Figure 13 shows the
pulse stre tcher. Added components are necessary to reduce non-ideal 
e ffec ts  tha t detract from overall c ir c u it  operation.
The inverting  input bias current fo r  the operational am p lifie r is  
supplied by re s is to r R-4, which is  necessary because th is  input is  
capac itive ly  coupled. Resistor R-4 is  s lig h t ly  smaller than required 
fo r  proper bias, so tha t in  the absence o f an input pulse the feedback 
diode is  conducting. Because the feedback diode is  turned on, negative 
feedback keeps the e rro r signal a t approximately 0 vo lts . This feature 
ensures tha t the r ig h t p late o f capacitor C-l is  quiescently a t ground 
p o te n tia lj
Capacitor C-2 is  a frequency compensation capacitor. The use o f a 
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increase the slew rate by choosing the smallest compensation capacitor 
th a t gives stable operation.
Capacitors C-3 are ceramic disk capacitors. These capacitors are 
used to bypass the power supplies, e lim inating stray feedback paths which 
may cause the operational am p lifie r to o s c illa te . The ceramic capacitors 
are used because they have be tte r response at the high frequencies 
These capacitors are mounted physica lly  as close to the power supply in ­
put pins on the integrated c ir c u it  as possible.
The feedback diode D-l is  a Schottky diode, HP-5082-2800. This 
diode exh ib its  a forward voltage drop o f less than 0.41 vo lts  at a 
forward current o f 1 ma. The diode also has a switching time o f TOO ps 
The fa s t switching time reduces the degradation o f the stretched pulse 
because the diode can qu ick ly turn o f f
Diodes D-2 and D-3, which are connected from the r ig h t p late o f the 
stre tch ing capacitor to ground, are both HP diodes, Diode D-3 is  a 
Schottky diode, HP-5082-2800. This diode exh ib its  a low turn-on voltage. 
Diode D-2 is  a HP high conductance diode, HP-5082-1002. This diode ex­
h ib its  a forward current o f 800 ma at 1.4 vo lts . The pa ra lle l combination 
o f these two diodes gives an equivalent diode which has a low turn-on vo l­
tage and a high conductance. The diodes D-3 and D-2 are used as the 
diode constituent o f a simple capacitor-diode pulse s tre tcher The diodes 
ac tua lly  do most of the work in  bringing the r ig h t p late o f the stre tch ing 
capacitor to ground po tentia l The actual operation is  as fo llow s: f i r s t ,
the feed-through pulse through the stretch ing capacitor raises the 
po tentia l of. the r ig h t p late o f the stre tch ing capacitor; second,.diode 
D-3, having a lower turn-on voltage, turns on and tr ie s  to bring the
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potentia l of the r ig h t p late back to ground; th ird ,  diode*D-2, having 
not only a higher turn-on voltage but also a higher conductance, turns 
on and brings the potentia l of the r ig h t p late down in to  the region 
where the operation o f diode D-3 predominates; fo u rth , diode D-3 brings 
the potentia l o f the r ig h t p late o f the stretch ing capacitor to w ith in  
a few tenths of a v o lt above ground; f i f t h ,  the operational a m p lifie r- 
diode combination f in a l ly  brings the potentia l o f the r ig h t p late o f the 
capacitor very nearly to ground potentia l By using the two p a ra lle l 
diodes the requirements of the operational am p lifie r are reduced because 
the operational am p lifie r does not have to work w ith voltages on the 
order o f 1 to 10 vo lts , The operational am p lifie r has to bring the 
r ig h t p late of the Capacitor from only approximately 0.4 vo lts  to 
ground potentia l The operational am p lifie r can have a smaller slew rate 
and longer response time than would be allowable i f  only the super diode 
were used.
Fast rise -tim e pulses have been found to shock components of th is  
c ir c u it .  The e ffe c t of a fa s t rise -tim e  pulse may be to charge some 
stray capacitance in the operational a m p lifie r, thereby paralyzing the 
operational am p lifie r u n til the capacitance has discharged. Paralysis 
manifests i t s e l f  in  overcharging o f the capacitor. This e ffe c t arises 
from the paralysis-caused delay in  the feedback. Fast rise -tim e  pulses 
also a ffe c t the p a ra lle l diodes, D-2 and D-3. The e ffe c t on the diodes 
is  what appears to be a sh o rt-lived  forward conduction current when the 
diode is  reverse biased. Resistors R-2 and R-3 were added to improve 
operation w ith fa s t pulses. Resistor R-2 increases the r ise  time o f the 
pulse somewhat; while R-3 lim its  the current which can flow in to  the
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a m p lifie r input before negative feedback has had time to take place. 
Resistor R-2 is  a variable re s is to r and is  adjusted fo r  a compromise 
between shock o sc illa tio n s  and pulse r ise  time.
The process o f charging a capacitor rap id ly  and ye t not having 
appreciable decay is  quite d i f f ic u l t .  The requirement o f charging a 
capacitor to a voltage V in  a minimal amount o f time d ictates e ithe r a 
large charging current or a small capacitor. The charging current is  
lim ited  due to non-ideal shock-exciting characte ris tics  o f some o f the 
components as has been previously explained. Therefore, a small ca­
pacito r is  required in  the pulse stre tcher. The d i f f ic u l t y  o f having a 
small s tre tch ing capacitor is  the decay time o f the stretched pulse is  
governed by e ith e r the R-C discharge time or by the constant current 
discharging the capacitor. E ither of these e ffects  is  d ire c tly  pro­
portional to the size o f the capacitor. Therefore, to be able to stre tch 
a fa s t pulse, i .e .  charge a capacitor, the capacitor must be small; th is  
resu lts  in  a quickly decaying stretched pulse. By using a two stage 
pulse stre tcher these d if f ic u lt ie s  are easily  overcome. The f i r s t  stage 
o f the pulse stre tcher must charge the stretch ing capacitor ra p id ly , but 
i t  only has to provide a re la tiv e ly  short output pulse; the d if f ic u lt ie s  
o f using a small capacitor, consequently, are overcome. The second 
stage requirement is  tha t i t  must provide a re la tiv e ly  long output pulse 
width. The stre tch ing capacitor used here is  large; therefore , the 
discharging time o f the capacitor is  large. The input pulse fo r  th is  
stage is  provided by the f i r s t  stage. This pulse has already been 
stretched a small amount by the f i r s t  stage; the time availab le to 
charge th is  la rger capacitor is ,  therefore; also la rger. The two
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stage pulse s tre tcher can therefore stretch a fa s t pulse fo r  a long 
time.
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Two Stage Pulse Stretcher C irc u it :
F irs t  Stage: The f i r s t  stage o f the two stage system is  the prac­
t ic a l pulse stre tcher already discussed and shown in  Figure 13. A 
requirement fo r  the f i r s t  stage is  tha t i t  must be able to accept a 
pulse w ith short r ise  time and minimum pulse width o f 0.5 ys. The 
f i r s t  stage has to stre tch the pulse w ith essen tia lly  no decay (less 
than 0.05 vo lts ) fo r  only 5 ys, The high speed requirements o f th is  
stage d ic ta te  tha t the stre tch ing capacitor be small
To s a tis fy  the high speed and small decay requirements an oper­
a tional a m p lifie r w ith small bias current and large slew rate is  
required. The operational am p lifie r selected is  an SN72770. This 
operational am p lifie r has a bias current of ty p ic a lly  8 nA and a slew
rate  o f 2.5 vo lts  per ys, w ith a compensation capacitor o f 30 pf The
compensation capacitor C-2 used is  20 p f This 20 p f capacitor gives 
a la rger slew ra te .
The bias current re s is to r R-4 is  a 44 Mft re s is to r. This is  con­
siderably smaller than required fo r  bias current alone and holds the feed­
back diode in  the conducing s ta te , as noted before.
* In order fo r  the c ir c u it  to handle sho rt-lived  pulses the capacitor
C-l has to be small, The smaller the capacitor, the more eas ily  i t  may 
be fu l ly  charged in  the 0.5 ys width o f the incoming pulse. The largest 
p rac tica l value fo r  capacitor C-l has been experimentally determined to 
be 180 p f
A value o f 560 n fo r  the anti-shock re s is to r at the operational 
a m p lifie r input has been determined to be appropriate.
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The rise-tim e-increasing re s is to r R-2 fo r  the system is  a 1 Ka 
trim pot tha t is  adjusted fo r  minimum pulse overshoot. An order of 
magnitude ca lcu la tion  fo r  R-2, based upon a r ise  time o f 200 ns w ith 
C-l = 200 p f, gives R-2 = 1 K!5.
The em itte r-fo llow er tra n s is to r Q-l is  a TIP-31A. This element 
is  an NPN power tra n s is to r used to charge the stre tch ing capacitor C-l 
Resistor R-l fixes a standing current I in  the tra n s is to r o f 12 mA 
w ith  the input quiescently a t ground potentia l
R-l = Ip- = 12 V , = 1000 a = 1 KS2 
xs 12x10' A
The 12 mA standing current decreases the tra n s is to r 's  response time.
F irs t Stage Output B u ffe r: The output bu ffe r fo r  the f i r s t  stage
is  depicted in Figure 14. The output o f the f i r s t  stage comes from the 
r ig h t p late o f the stre tch ing capacitor. Any current taken from th is  
output degrades the stretched pulse; tha t is ,  i t  causes the capacitor to 
discharge. The output bu ffe r decreases the current drawn from the capac- 
i  t o r .
• This bu ffe r has to have a moderate slew ra te , un ity  gain, low input 
current requirement, and s u ff ic ie n t output-current ca p a b ility .
The c ir c u it  configuration fo r  th is  bu ffe r consists of an operational 
am p lifie r and power tra n s is to r connected to operate as a power voltage 
fo llow er. The tra n s is to r Q-2 is  a TIP-32A, a PNP power tra n s is to r. The 
tra n s is to r is  connected as an em itter fo llow er whose input is  connected 
to the output o f the operational am p lifie r. The output o f* th is  stage 


















































1-2, an SN72771, providing 100% negative feedback. With the tra n s is to r 
w ith in  the feedback loop the characte ris tics  o f the ind iv idua l tra n s is to r 
w i l l  not a ffe c t the operation o f the c ir c u it .
The operational a m p lifie r 1-2 is  iden tica l to the operational am­
p l i f ie r  used in  the f i r s t  stage except the frequency compensation capac­
i t o r  is  in te rna l on 1-2, This operational a m p lifie r has a small loading 
e ffe c t on the f i r s t  stage in  tha t i t  ty p ic a lly  requires*8 nA input cur­
ren t. The power tra n s is to r can provide a great deal o f current, ty p i­
c a lly  3 A.
The em itter re s is to r R-l o f tra n s is to r Q-2 is  a 1 Ka re s is to r 
This re s is to r fixes a quiescent current o f 15 mA in the tra n s is to r. The 
standing current improves the response of the tra n s is to r Q-2 by de­
creasing both response time and output impedance o f th is  stage.
The capacitors C-3 bypass the power supply leads and prevent os­
c i l la t io n .
Second Stage: The second stage is  schematically diagrammed in
Figure 15. The second stage accepts the negative pulses from the out- 
pu t-bu ffe r and stretches these pulses fo r  the f in a l time. This stage 
does not have the s t r ic t  speed requirements o f the f i r s t  stage because 
the input pulse fo r  stage two is  the stretched output from stage one. 
Because th is  stage can work a t a slower speed the stretch ing capacitor 
can be much la rge r, thereby generating a longer stretched pulse. The 
stre tch ing capacitor C-4 fo r  stage two is  0.01 mfd.
The c ir c u it  configuration is  changed from tha t o f stage one because 
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stage two are reversed from those o f stage one. The bias re s is to r R-4 
is  connected to the negative power supply rather than the pos itive  so 
i t  w i l l  keep the operational am p lifie r 1-7 and feedback diode D-l con­
ducting.
The operational am p lifie r 1-7 is  an SN72748. This operational 
am p lifie r has a smaller slew rate and frequency response than the one 
chosen fo r  the f i r s t  stage. Since speed is  not required fo r  th is  stage, 
the added s ta b i l i t y  from a slower am p lifie r may be explo ited.
A m p lifie r 1-7 must be exte rna lly  frequency compensated, and capac­
i t o r  C-3, 20 p f, has been found to provide the highest slew rate consistent 
w ith stable operation.
The capacitors* C-3 are power supply lead bypass capacitors which 
provide added s ta b i l i t y  to the c ir c u it .
Resistor R-2 is  a 1 Kn trim pot used to adjust the r ise  time o f the 
input pulse fo r  th is  stage.
F irs t Stage Clear and Reset C irc u it : The clear and reset c ir c u it
fo r  the f i r s t  stage is  diagrammed in  Figure 16. In the basic pulse 
stre tcher c ir c u it  used here the stretched output pulse does not appear 
u n til the input pulse voltage has returned to zero. Hence, the stretched 
pulse from the f i r s t  stage must be gone before the second stage can pro­
duce the f in a l stretched pulse. The t ra i l in g  edge tra n s itio n  to ground 
is  the time at which the output pulse from the second stage w i l l  be 
generated. The pulse from the f i r s t  stage has a large w idth, charac­
te r is t ic  o f the pulse s tre tcher c ir c u it .  Therefore, a clear and reset 
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pulse in the f i r s t  stage.
A voltage comparator 1-3 is  connected to the output bu ffe r o f the 
f i r s t  stage. This comparator is  designed to produce a log ic  level "1" 
to "0" tra n s it io n  when the potentia l a t the inve rting  input o f the com­
parator becomes greater than the potentia l a t the non-inverting inpu t, 
or vice versa. The inve rting  terminal o f 1-3 is  a t a potentia l 
V_ = -0.02 v o lt  determined by the re s is tive  voltage d iv id e r R-7, R-8. 
Therefore, i f  the non-inverting input is  at ground potentia l then 
|V J > |V+ | and the output o f 1-3 is  "0" When a stretched pulse from 
the f i r s t  stage output bu ffe r is  applied to the non-inverting input of 
1-3 then |V+ | > | V j ,  and the output o f 1-3 is  "1" Therefore, as a 
pulse appears a t the output o f the f i r s t  stage output b u ffe r, the 
output voltage o f 1-3 makes a "0" to "1" tra n s itio n .
The output from the f i r s t  stage output bu ffe r is  applied through 
a Zener diode voltage l im ite r  to the non-inverting input o f 1-3. The 
absolute maximum input voltage fo r  e ith e r input o f 1-3 is  ±7 vo lts ', and 
since the maximum output voltage from the f i r s t  stage is  -10 v o lts , a 
l im ite r  must be provided. The Zener diode D-4 is  a 1N750A and has a 
Zener voltage o f 4.7 v o lts , so tha t the voltage at the inve rting  input 
is  lim ite d  to the range 0 to 4.7 vo lts ,
The voltage comparator operates between power supplies o f +12 vo lts  
and -6 vo lts . The +12 vo lts  is  a standard power supply voltage fo r  the 
system; however, the -6 vo lts  is  not. The -6 vo lts  is  generated from 
the standard -12 v o lt power supply using Zener diode D-3 and re s is to r 
R-6.
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Capacitors C-3 are used to bypass power supply leads of the voltage 
comparator. These capacitors provide added s ta b i l i ty  to the operation 
o f 1-3.
1-3 is  an SN72711, which is  a dual voltage comparator w ith strobed 
outputs. The strobe inpu t, when held at "0 ", in h ib its  the associated 
channel In th is  app lica tion only one comparator is  required, and i t  
was chosen to be the number two comparator. Therefore, "0" is  applied 
to the strobe input fo r  comparator number one, and "1" is  applied to the 
strobe input fo r  comparator number two.
The output o f the voltage comparator makes a "0" to "1" tra n s itio n  
when a pulse appears a t the second stage input. This output is  connected 
to the pos itive  input o f 1-4, a monostable m u ltiv ib ra to r, type SN74121 
This u0" to !,1" tra n s itio n  trigge rs  the monostable m u ltiv ib ra to r, which 
generates an output pulse, "0" to "1" to "0" The width of the pulse is 
determined by the external R-C tim ing network consisting o f re s is to r R-5 
and capacitor C-5. Values C-5 = 1000 pf and R-5 = 8.2 Ka y ie ld  a pulse 
width o f approximately 5 ys. For the monostable m u ltiv ib ra to r to tr ig g e r 
on "0" and "1 ", negative input pin number 5 must have "1" applied to i t ,  
and-the output o f the voltage comparator must be applied to the input 
pin number 3 or number 4 or both.
Capacitor C-3 bypasses the power supply leads fo r  the monostable 
m u ltiv ib ra to r. This capacitor decreases the p o s s ib ility  of fa lse 
trigge ring  of the monostable m u ltiv ib ra to r because of lin e  transients
The Q output o f 1-4 is  applied to the clock input o f a J-K f l i p -  
flo p  1-5. The J and K inputs have "1" applied to them, and consequently
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the f l ip - f lo p  w il l  change states on each clock pulse. On the "1" to "0" 
tra n s itio n  o f the Q output o f 1-4 the Q output o f the f l ip - f lo p  1-5 
makes a tra n s itio n  from "1" to "0" This output remains a t log ic  level 
"0" u n til the f l ip - f lo p  is  reset.
The output o f 1-5 is  applied to  the base of tra n s is to r Q-3, which 
is  used as a saturated switch. For the tra n s is to r to operate in  the 
saturated mode,
R -l0 . 5
R*9 hfe
Transistor Q-3 is  a 2N2635, w ith h^e = 30, and maximum ratings I = 10 mA,
V = 30 vo lts . Hence ce
6[R-10] > R-9.
Another consideration is  the maximum co lle c to r current, I = 10 mA, 
which lim its  R -l0 to more than 1.5 to .
The operating values used in the c ir c u it  fo r  R-9 and R -l0 were
chosen to be 5.6 to and 6.8 to respective ly.
1-6 is  an analog switch and is  the device tha t is  ac tua lly  used 
to discharge the stretch ing capacitor fo r  the f i r s t  stage. The analog 
switch is  a device whose resistance can be changed over a wide range by
applying a control voltage. This device is  essen tia lly  a f ie ld  e ffe c t
tra n s is to r. 1-6 is  a CD4016AE; the "on" resistance is  approximately 
200 ft and the "o ff"  resistance, 1012 ft. One side o f the switch is  con­
nected to the r ig h t p late o f the f i r s t  stage capacitor, and the other 
side is  connected to ground. When the switch is  on, the output o f the 
f i r s t  stage is  grounded. The stre tch ing capacitor discharges. When the 
switch is  o f f ,  the output o f the f i r s t  stage is  iso lated from ground.
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The feedthrough pulse, tha t part o f the pulse th a t appears on the 
r ig h t p late o f the f i r s t  stage capacitor before the diodes and operational 
am p lifie r can react and bring the p late to ground p o te n tia l, is  trans­
mitted through the en tire  c ir c u it .  This pulse is  approximately 1 v o lt 
in  magnitude. The la rgest negative pulse is  -10 V, These two voltages 
f i x  the operating range o f the analog switch. The analog switch must be 
powered so tha t the voltage on the switch never lie s  outside the range 
o f the power supply voltages, Also the control voltage fo r  the analog 
switch must be approximately equal to the supply voltage. The tra n s is ­
to r switch Q-3 translates the log ic  level "0" and "1" voltages to +3 
vo lts  and -12 v o lts , respective ly , fo r  the control lin e  o f the analog 
switch. The tra n s is to r switch inverts i t s  signal so tha t "0" corresponds 
to +3 vo lts  and "1" corresponds to -12 vo lts . Zener diode D-5 and re ­
s is to r  R -l1 constitu te  a Zener diode power supply fo r  the analog switch. 
The Zener diode D-5 is  a type number 1N4372, which regulates at 3 vo lts  
This scheme insures tha t the control voltages are w ith in  the supply 
voltages o f the switch. Also, by powering the switch between +3 and 
-12 vo lts  the switching voltages o f +1 v o lt and -10 vo lts  are well w ith ­
in the supply voltages o f the switch.
Output B u ffe r: The output bu ffe r is  shown in  Figure 17 The out­
put bu ffe r is  simply an operational a m p lifie r connected as a voltage 
fo llow er. The voltage fo llow er has a high input impedance and a low 
output impedance. High slew rate is  not necessary in th is  stage; there­
fo re , an SN7.2741 operational am p lifie r is  used.
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* V  6 - 3
Figure 17
Summary: Figure 18 is  a block diagram of the complete pulse
stre tcher. Positive pulses o f height 0 to +10 vo lts  and width 0.5 ys 
are applied to the input o f an em itter fo llow er in  the f i r s t  stage.
The f i r s t  stage fu rth e r inverts and stretches the incoming pulse. The 
stretched pulse is  generated from the f i r s t  stage as the input pulse 
returns to ground. The presence o f the pulse at the f i r s t  stage output 
bu ffe r triggers  a tim ing c ir c u it  which, a fte r a predetermined time of 
5 ys, discharges the f i r s t  stage stretch ing capacitor.
The negative voltage output pulse from the f i r s t  stage output 
bu ffe r is  applied to the input o f the second stage. As the f i r s t  stage 
output returns to ground a fte r  the 5 ys delay, the f in a l stretched pulse 
is  provided a t the output bu ffe r.
The output pulse height is  a lin e a r function of the input pulse 
height. The output pulse decays by less than 0.1 v o lt in  the 0.2048 ms 











































Testing the Pulse S tre tcher:
Determination of the Minimum Input Pulse Width: The minimum input
pulse width is determined by the f i r s t  stage. For input pulses greater 
in width than the minimum, the output pulse height w il l  be independent 
o f input pulse width. In th is  case the stre tcher w i l l  perform re lia b ly .
The minimum pulse width is  determined by the time required fo r  the 
r ig h t plate o f the stretch ing capacitor to be brought to ground potentia l 
by the diodes and operational am p lifie r. The p lots of Figure 19 show 
the potentia l o f the r ig h t plate o f the stretch ing capacitor, time- 







Time t^  is  the minimum pulse width fo r  which the pulse s tre tcher w il l  
perform re lia b ly . Any smaller pulse width w il l  not allow the diodes or 
operational am p lifie r to bring the potentia l o f the r ig h t plate of the 
capacitor to ground potentia l before the input pulse returns to zero.
I f  the r ig h t plate o f the capacitor is  not at ground potentia l when 
the input pulse returns to ground the output stretched pulse w il l  be 
smaller in  voltage than the voltage o f the input pulse.
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The minimum pulse width was measured on an oscilloscope to be
0.4 ys. Design minimum input pulse width is  0.5 ys; consequently, the
pulse stre tcher c ir c u it  w i l l  react fa s t enough to meet design requ ire­
ments in th is  respect.
Determination o f the Decay Time fo r the Stretched Pulse: The decay
o f the stretched pulse was found not to be an exponential R-C decay. I t
was found tha t the discharge o f the capacitor was a lin e a r function o f
time. The voltage across a capacitor is given by the re la tio n
dv _ i . 
d t "  C
Since voltage across the capacitor is  a lin e a r function o f time i t  appears 
tha t the capacitor is  being discharged by a constant current source.
The constant current source is  the bias current tha t is  required fo r
the operation o f the operational am p lifie r. This current, determined by
R-4, discharges the capacitor.
The e ffe c t o f th is  type o f discharge is  independent o f the 
voltage o f the pulse. That is ,  a pulse decays from 10 vo lts  to 9.9 vo lts  
in the same time in te rva l as i t  does from 0.2 vo lts  to 0.1 vo lts ,
The decay rate was measured on an oscilloscope. The time measured 
was fo r  the stretched pulse to decay 0.1 vo lts , The pulse height was 
0.5 v o lts ; however, as explained above the time to  decay a tenth of a 
v o lt  is  independent o f the height o f the pulse. The time to decay a 
tenth o f a v o lt was measured to be 2 ms. Therefore, in  the 0.2 ms re­
quired to cycle the memory the pulse decays only 0.01 vo lts , This is  
well w ith in  the required 0.1 vo lts  decay fn 0.2 ms.
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Determination o f L in e a rity : The height o f the stretched output
pulse is  not equal to the height o f the input pulse. This feature is 
not p ro h ib itive  in the use o f the pulse stretcher. The only required 
re la tionsh ip  between input and output pulse heights is  tha t the output 
must be a lin e a r function o f the input.
The fa c t tha t the output pulse height is less than the input pulse 
height suggests tha t there may be an AC voltage d iv ide r w ith in  the pulse 
stre tcher c irc u it .  The attenuation was found to e x is t only in the f i r s t  
stage o f the pulse s tre tcher. An analysis o f the e ffe c t o f the capaci­
tance o f the two pa ra lle l diodes D-l and D-2 on the overall c ir c u it  
operation is  given below. An equivalent c ir c u it  o f a capacitor C -l, 
which corresponds to the-stre tch ing  capacitor, and C-D, which corresponds 
to the to ta l capacitance o f the two diodes in p a ra lle l,  and the output 
impedance of the em itter fo llow er represented as Z, is  given in Figure 20.
V Z C-
O— v / W V ' ------------ ^
Figure 20
Step voltage V from the em itter fo llow er is  divided between C-l 
and C-D. The value o f capacitor C -l, the stretch ing capacitor, is  
180 p f The capacitance o f the diodes D-l and D-2 is  approximately 
3 p f fo r  each diode. The value o f capacitor C-D is  therefore 6 pf 
With these values the output voltage is related to the input voltage by 
the fo llow ing expression:
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w -  -XClPP.)., = o 967 V
VD 180 + 6 v
The slope o f the graph o f output versus input should be on the
order o f 0.967 This value is remarkably close to the actual measured
slope, as w il l  be shown la te r  in  th is  section.
The output voltage of the stretched pulse and the voltage of the
input pulse were both measured on a pulse height analyzer The pulse
height analyzer used fo r  these measurements is  a Victoreen SCIPP 400
channel analyzer. By p lo ttin g  the address o f the output pulse as a
function of the input pulse address, the l in e a r ity  o f the pulse
stre tcher is  determined.
An e m itte r-fo llow er output bu ffe r was used fo r  these measurements
instead of the voltage fo llow er output because the maximum pulse width
the SCIPP can accept is  3 ys, The slew rate l im it  o f the output voltage
fo llow er is 0.5 vo lts  per ys; therefore, a 10 v o lt stretched pulse w il l
have a rise  time o f 20 ys. The 20 ys rise  time of the output stretched
pulse p roh ib its  the use o f th is  bu ffe r. The em itter fo llow er has a much
fas te r slew ra te , but suffers the disadvantage of a 0.6 v o lt o ffse t.
The SCIPP is  capac itive ly  coupled, however, so tha t the DC o ffs e t w il l
not a ffe c t the measurements. The DC o ffse t is objectionable in the
ultim ate application o f the s tre tche r, nevertheless, and the voltage-
fo llow er output bu ffe r is required.
The procedure fo r  measuring the input and output pulse height is
f i r s t  to set the input pulse height by adjusting the pulse generator
voltage. Second the input pulses are applied to the input o f the pulse
height analyzer, and the analyzer is  allowed to accumulate counts from
the pulse generator in  a certa in  address. This address is  recorded.
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Next the output o f the pulse s tre tcher is  applied to  the input o f the 
analyzer and counts are accumulated in another address, and the address 
is  recorded. This procedure is  followed fo r  pulse voltages covering 
the f u l l  range o f the pulse s tre tcher.
Two sets o f data were taken. One set o f data was with fa s t r ise
time pulses, and the other set was taken with exponential r ise  and fa l l  
time pulses. I f  counts were accumulated in more than one address in  the 
SCIPP, then a weighted average was taken to determine the channel The 
weighting fac to r fo r th is  average is  the number o f counts accumulated in 
the corresponding channel The SCIPP analyzer was set fo r  400 channels
and ten vo lts  f u l l  scale. Therefore, each channel o f the analyzer
corresponds to 0.025 vo lt.
Data set number 1 had input pulses generated by a Data Pulse pulse 
generator, Model Number 101 The input pulses had a r ise  time o f 5 ns 
The input pulse width was 0.4 ys. Two separate ca lib ra tio n  t r ia ls  were 
made w ith th is  generator. The t r ia ls  were separated by 7.5 hours 
Between these t r ia ls  the pulse stre tcher accumulated counts in only one 
channel The 7.5 hours' separation allowed fo r a s ta b i l i ty  measurement 
to be made on the pulse stre tcher
Data set 1-A was taken at 9:30 A.M. on June 27, 1973. Data set 1-A 
is  given in  Table 3. Data set 1-B was taken at 5:00 P.M. on June 27, 
1973. Data set 1-B is given in Table 4. The resu lts  o f these two data 
sets are graphed in  Figure 21
The resu lts  o f data sets 1-A and 1-B show the output o f the pulse 
s tre tcher to be lin e a r w ith respect to the input pulse by approximately 
1.5 d iv is ions. Each d iv is io n  corresponds to 0.025 v o lt ;  the output is
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TABLE 3
Data Set 1-A 
(Fast Rise Time Pulse L inea rity  Data)
Input Address Average 
Input Address
Output Address Average 
Output Address
393(22),394(68) 1 393.8 363 363*
379 1 379 350 350
356 1 356 330 330
336 S 336 311 311
317 1 317 294 294 !
298 | 298 276 276 !
279 | . 279 259 259
269(33) ,270(57) j 269.6 249(5),250(69) 249.9 I
255 | 255 236 236
235 | 235 218(40),217(8) 217.8
206 ! 206 192 192
193 1 193 180 180
170 170 160 160
147 ! 147 139 139
117(65),118(25)| 117.3 ! 112 112 __l
102 j  102 j  98 98 i
82(18),83(84) | 82.8 1 80 80
64
64 | 61 61 j
46 46 J 44 44
| 42 42 S 40 40
L 37 ...  ..... 37 | 36 36 1
The numbers in  parentheses are the numbers o f counts accumulated
in  the corresponding addresses.
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TABLE 4
Data Set 1-B 
(fa s t Rise Time pulse L inea rity  Data)
Input Address Average 
Input Address
0-utput Address •Average 
Output Address
• 391 391 362 362
372 372 344 344
348 348 323 323
331(68),332(22) 33T.2 307 307
309 309 286(16),287(29) 286.6
287 287 267 267
272 \ 272 252(13),253(32) 1 252.7
250 j 250 232 | 232 !
229 |  229 213(36),212(9) 212.8 |
202(15),203(82) j 202.8 189 189
180 180 169 169
162 ! 162 152 152
147(72),146(18) \ 146.8 139 139
130 130 124 124
118 118 112 112
100 100 96
96 1
76(79),75(11) 75.9 73 73 1
56 56 54 54 . .. J
39 39 38 38 !
34 34 33 33 j
26 26 25 25
The numbers in  parentheses are the numbers o f counts accumulated
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lin e a r, therefore, to approximately 0.037 v o lt. Another fa c to r to be 
considered regarding these resu lts  is  tha t the measurements were made by 
a d ig ita l device. All'measurements were necessarily quantized and 
grouped in to  0.025 v o lt  in te rva ls , A pulse on the edge o f a channel 
could be in e rro r by 1 channel which is  0.025 v o lt.  With th is  fa c t 
taken in to  consideration the resu lts  o f data sets 1-A and 1-B appear to 
be very good and ce rta in ly  meet the requirements o f a 100 channel 
analyzer. The fa c t tha t the f i t  to data set 1-B is  the same lin e  as fo r  
data set 1-A indicates th a t the pulse s tre tcher shows no d r i f t  nor 
in s ta b i l i ty  over a 7.5 hour continuous run.
During the time in te rva l between data set 1-AI and data set 1-B the 
pulse s tre tcher had pulses o f a sing le height applied to i t s  input,
The input pulse accumulated 22,071 counts in address 209. The output o f 
the pulse stre tcher accumulated 60,420 counts in  channel 195 and no 
counts in  any other channel Therefore i t  can be safe ly stated tha t the 
pulse stre tcher output w i l l  d r i f t  by less than one h a lf channel in  7.5 
hours. This tolerance is  approximately 0.013 v o lt  in  7.5 hours. The 
actual d r i f t  may be considerably less than the above fig u re ; however, 
the resu lts  above were taken at the resolution lim its  o f the analyzer
The second set o f data used an RIDL precision exponential pulse 
generator, Model Number 47-2, to generate the input pulses, The input 
pulse had a 200 ns r ise  time and 4 ys decay time to ^0 vo lts . The out­
put o f the pulse generator had to be buffered by an em itte r fo llow er. 
This bu ffe r was necessary because the SCIPP loaded the output o f the 
RIDL pulse generator. The resu lts  o f th is  ca lib ra tio n  run are tabulated 
in  Table 5. Figure 22 is  a graph o f the data in  Table 5 and fu rth e r
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TABLE 5 
Dĉ ta, Set 2
(Expgnential Rise Time Pulse L inea rity  Data]
Input Address Average 
Input Address
Output Address Average 
Output Address
313 313 296(21),297(160) 296.8
282(39),283(349) 282.9 266 266
252(212),253(151) 252.4 237 237
222 222 208 208




129(321), 130(86) 129.2 123(87) ,122(94) 122.5
98(196),99(198) 98.5 94 94
68 68 64(88) ,63(94) 63.5
38 38 35(16), 36(89) 35.8
The numbers in  parentheses are the numbers o f counts accumulated 
in the corresponding addresses.
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shows the lin e a r re la tionsh ip  between the input voltage and the output
V
voltage. This graph shows a maximum deviation from lin e a r ity  o f 1 chan­
n e l, which is  the highest reso lu tion  o f the! SCIPP, Therefore the pulse 
s tre tcher c ir c u it  is  sa tis fac to ry  fo r  use in  a 100 channel analyzer w ith 
exponential pulses applied to the input o f the s tre tcher.
The slope o f the graph fo r  the fa s t rise -tim e pulse is  250/267 =
0.936, and the slope o f the graph fo r  the exponential pulses is  
250/266 = 0.940. The in te rcep t o f the graph has to be a t the o rig in . 
Consequently, fo r  a 10-vo lt fa s t r ise  time pulse the stretched output 
voltage is  9.36 v o lts , and fo r  a 10-vo lt exponential pulse the stretched 
output voltage is  9.4 vo lts . The d ifference between these two values 
is  four tenths o f one channel
The theore tica l value o f the slope o f the lin e  from the discussion 
at the beginning o f th is  section is  0.967 This value agrees remarkably 
well w ith theory because the capacitances o f the diodes D-l and D-2 are 
only approximate values.
Summary: The tes ting  v e r if ie s  tha t the pulse stre tcher c ir c u it
meets and exceeds a l l  requirements necessary fo r  use in a 100 channel 
analyzer. The pulse s tre tcher w i l l  accept a 0 to 10 v o lt  pulse o f 
width 0.4 ys and stre tch i t  fo r  0.2 ms with a decay o f 0.01 v o lt .  The 
input bears a lin e a r re la tionsh ip  to the output w ith in  the accuracy o f 





In a s h if t  re g is te r memory the en tire  memory must be cycled to
access a ll locations in  the memory. For small memories and certa in
applications th is  feature proves to be an advantage!rather than a
disadvantage; w ith large memories, however, the time to cycle through
the memory becomes p ro h ib itive . In many applications the s h if t
re g is te r is  normally sh ifted  a t a rate much less than the maximum
s h if t  frequency. The memory address selector exp lo its  th is  fa c t by
allowing the selection o f a certa in  block o f memory to be used at the
slow s h if t  frequency and the remaining unused b its  o f memory to be
sh ifted  a t the maximum s h if t  frequency. This feature involves the use
o f two sets o f four decade thumbwheel switches labeled S ta rt Location *
and Stop Location.
The memory address selector card was designed fo r  use with a 
s h if t  re g is te r memory of 1024 b its ;  however, w ith minor m odifications 
the memory address se lec to r's  ca p a b ilitie s  can be eas ily  extended to 
handle a la rger memory.
In tegra l to the use o f the memory address se lector is  a gated d iv ide r 
c ir c u it .  This c ir c u it  divides the maximum rated s h if t  frequency fo r
71
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The operating sequence fo r  the memory address selector is  a four 
step one. The operator i n i t ia l l y  sets the address se lecto r; S tart 
Location is  set fo r  memory location "A" and Stop Location is  set fo r  
memory location "B" The address selector cycles through the next 
four steps:
1 The memory address selector disables the divide 
c ir c u it  and the memory input u n til location "A" 
is  reached.
2. The memory address selector enables the divide 
c ir c u it  and the memory input fo r  memory addresses 
between locations "A" and "B"
3. The memory address selector disables the divide 
c ir c u it  and the memory input fo r memory addresses 
greater than "B"
4. The memory address se lector resets a ll counters and 
f l ip - f lo p s  and returns to step 1 to begin the cycle 
again.
- This sequence causes ra p id -s h ift in g  through the memory up to 
location "A", s low -sh ifting  from location "A" to location "B", enabling 
e ithe r read or w rite  functions, and then ra p id -sh iftin g  from location 
"B" to 1024. At location 1024 the address selector s igna ls, ind ica ting  
end o f memory, and returns to the beginning to in i t ia te  the cycle again.
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C irc u it Operation:
The decimal thumbwheel switches in th is  application actua lly  per­
form some o f the log ica l decisions in  determining whether the s ta rt or 
stop location has been reached. This is in contrast to the use o f BCD 
thumbwheel switches where the output o f the thumbwheel switch is  com­
pared w ith the value from the counters to determine whether the s ta r t 
or stop location has been reached.
Figure 23 gives the log ic  diagram fo r  the Memory Address Selector 
Positive pulses are applied to I-10-C, which is  a NAND gate; th is  in ­
verting gate is  required because the decade counters and f l ip - f lo p s  make 
th e ir  tra ns itio ns  on a "1" to "0" trans itions  of the clock or toggle 
pulse. I t  allows the counters and f l ip - f lo p s  to make the change at the 
beginning of the pulse.
The negative pulse output o f I-10-C is  then applied to 1-1, which 
is  a decade counter. The D output o f 1-1 is  connected to the input o f 
1-2, the D output o f 1-2 is  connected to the input o f 1-3, and the D 
output o f 1-3 is  connected to the clock input o f I-7 -A , which is  a J-K 
f l ip - f lo p .  The D output o f the decade counter makes the "1" to "0" 
tra n s itio n  only on a decimal 9 to 0 count; therefore, the D output may 
be used as the count input fo r  the next counter w ithout any external 
log ic . The manner in which I -1 , 1-2, 1-3, and I-7-A are connected 
constitu tes a chained counter. As 1-1, the 10° stage, recycles from 9 
to 0 i ts  D output goes from "1" to "0 "; th is  then is  a leg itim ate  
tra n s it io n  fo r  1-2, the 101 stage, to count one pulse. S im ila rly  1-3 
counts once fo r  every ten counts o f 1-2, I-7-A is  a f l ip - f lo p  connected




u u 0) <u 
o a
0)
c c c=» 3 3© o o 
o  o  O
U 11 11TJ TJ TJ 
tO  <0 <0O O <J<u a> «u o a a
o  o  o
5 § 5
N  N  N  
Z  H  Z  tf) M (/)
■ a n
r- «SI CO < » •
«oE E 
o u <u <u
q a
0 o-*-> 4->
a a  o o
co ca
CM CM ' t  *3- 
"0- *3-r**
z  z
t O  C O
a ii 
^  in1 i
O' Q







r —  3  3
u. a  a. c cy  w  wi





Q  O ' O ’ 
CO CM O
z  z  z  to to to
n o n




ec z  +> 
o  f*-
“  z  *
3  3  <Ua  a  r -  
C C  XI 
I—« »—« t oI I 4->
CM CM in, o 
-O  -o c
1X3 ro O  
3  3  21Or CT 
CM O  CM
§ 5  5  
1*̂






























































































7 4 7 2 1




















7 H 4 2




























from 0 to 1 when 1-3 counts from 9 to 0. These c irc u its  make up a
V
count to 1999 counter w ith 1-1 being the u n its , 1-2 being the tens, 1-3 
being the hundreds, and I-7-A being the thousands.
The A, B, C, and D outputs o f the 1-1, 1-2, and 1-3 are connected 
to the A, B, C, and D inputs o f 1-4, 1-5, and 1-6, respective ly , which 
are BCD to Decimal Decoders, The decoders take the BCD input and gener­
ate a 10 lin e  output o f which one o f the ten lines is  a t log ic  level "0 ", 
corresponding to the input BCD code, and the other nine outputs o f the 
decoder are at log ic  level "1" These ten lin e  outputs are then con­
nected to the ten inputs o f the thumbwheel switches. The wiper o f the 
thumbwheel switch w i l l  then go from " I ” to "0" when the terminal on 
which i t  is  set goes from "1H to "0" Therefore i f  1-1 is  at count 4 
and i f  the units thumbwheel is  at location 5, the output from the thumb­
wheel wiper w i l l  be a t " I " ;  w ith the next pulse 1-1 w il l  go from 4 to  5 
and the units thumbwheel wiper voltage w il l  now go from "1" to "0 ", 
thereby ind ica ting  tha t 1-1 is  now at the. location set in to  the units 
thumbwheel The tens and hundreds function in  the same manner The 
thousands, since i t  only has two sta tes, zero-thousand and one-thousand, 
does not need a decoder, and i t  is  connected d ire c tly  to the thousands 
thumbwheel switch.
The wiper outputs of the thumbwheel switches are connected as shown 
to the inputs o f I-8-A & B which are two-input NOR gates, The outputs 
o f these two gates, corresponding to the s ta r t location thumbwheel 
switches, are connected to the input o f I-9 -A , which is  a NAND gate.
The output o f the NAND gate is  then inverted by another NAND gate I-9-B.
A Boolean expression fo r  the log ica l operation performed above can be
T-1609 78
w ritte n  in terms o f E which corresponds to the wiper fo r  the units 
thumbwheel, F which corresponds to the wiper fo r  the tens, G which 
corresponds to the wiper fo r  the hundreds, and H which corresponds to 
the wiper fo r  the thousands. The output of I-9-B has the expression
E + F • G + H = E+ F + G + H
The above operation corresponds to a single 4-input NOR gate. The 
cha ra c te ris tic  o f the NOR operation is tha t the output is  "1" when 
a l l  inputs are "0 ", and the output is  "0" i f  any input is  "1"
Therefore the output o f I-9-B w il l  be at "1" when and only when the 
counters are at the location set in to  the s ta r t location thumbwheel 
swi tches
One o f the inherent problems with chained decade counters is  
"rip p le -th rou g h ." The count on 1-2 cannot change u n til the output o f 
1-1 has changed and the typ ica l delay through an SN7490 decade counter 
is  60 ns. The problem compounds i t s e l f  as more decades are chained.
A typ ica l example of a ripple-through problem is  displayed in Table 6.
Example o f Ripple-Through
Time 0 60ns 120ns 180ns
1-1 state 9 0 0 0
1-2 state 9 9 0 0
1-3 state 7 7 7 8
1-4 state 0 0 0 0
Table 6
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At 60 ns there is  a fa lse  output o f 790; a t 120 ns there is  a fa lse
output o f 700; not u n t il 180 ns is  the correct value of the count 800
achieved. The two fa lse  counts o f 790 and 700 could easily  tr ig g e r a
log ic  gate and give a fa lse  memory location .
To e lim inate,the ripple-through problem I-7 -B , an SN7473 J-K f l i p -  
flop., is  used so tha t the ripple-through is  complete before the output 
o f the memory address se lector can possibly change. I ts  clock input 
pulses are derived from the inverted s h if t  frequency fo r  the s h i f t  
reg is te rs .
The tru th  table fo r  the SN7473 is  given in Table 7 ^
Truth Table 
(each f l ip - f lo p )







t  * B it  time before clock pulse n r
t n+i = B it  time a fte r  clock pulse 
The SN7473 consists o f two J-K master-slave f l ip - f lo p s .  The inputs 
to the master are governed by the clock pulse. The clock pulse also 
determines the state o f the coupling between the master and slave. The 
operating sequence is
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1 Iso la te  the slave from the master;
2. Enter information from J and K inputs in to  the master;
3. Disable J and K inputs;
4. Transfer the information from the master in to  the slave. 




I f  the s ta r t  location gate I-9-B is  at "1" and the stop I-9-D is  at 
"0" so tha t J = "1" and K = u0" on I-7 -B , then on the t  +-j pulse Q assumes 
the value "1" The clock input is  the inverted s h if t  frequency as depic­
ted in Figure 25.
Figure 25
I f  J- = "1" and K = "0" at po in t E then the slave is  iso lated from the 
master, and a t F the values o f J = "1" and K = "0" are entered in to  the 
master. At the beginning o f the next clock pulse, po in t G, the J and K 
inputs are disabled and the value o f J = "1" and K = "0" are transferred 
in to  the slave from the master, and Q changes from "0" to "1" a t H. This 
method o f using the J-K f l ip - f lo p  elim inates the ripple-through problem 
tha t is  inherent in  the delays through the counters.
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The Q output o f I-7-B is  now "1" and a fte r the next count pulse 
J = "0" and K = "0"; therefore, Q o f I-7-B w il l  remain at "1"
The log ic  fo r  the stop location c ir c u it  is  iden tica l to tha t o f the 
s ta r t  loca tion . When the stop location is  reached J = "0" and K = "1"
At the proper time Q becomes "0" and remains at "0" u n t il the next cycle
s ta rts  the process over again.
Hard-wired in to  the memory address selector is  a c ir c u it  tha t resets 
a l l  counters when they reach 1024. The log ic  fo r  the reset is  the same 
as the log ic  fo r  the s ta r t and stop loca tion , except tha t the 1024 is 
hard-wired from the decoders ra ther than going through the thumbwheel 
switches. Therefore as the counters reach 1024 the output o f 1-11-B 
goes from "0" to "1 ", and th is  tra n s itio n  is  applied to the "B" input of 
1-12, a monostable m u ltiv ib ra to r, which generates a pulse o f 30 ns w idth, 
determined by an in terna l R-C tim ing c ir c u it .  The Q pulse is  used to 
reset the decade counters, and the Q is  used to reset the J-K f l ip - f lo p





As a consequence o f the development o f the pulse stre tcher a high- 
frequency voltage fo llow er was designed. Advantages o f the voltage f o l ­
lower are tha t output voltage is  equal to input voltage, input impedance 
is  high and output impedance low. A voltage fo llow er is  inherently  un­
stable because o f the large amount o f feedback. Any delays or phase 
s h if ts  are possible sources o f in s ta b il i ty .  These in s ta b il i t ie s  are re­
vealed in  o s c illa t io n  o f the operational a m p lifie r c ir c u it .
To achieve the necessary high frequency response a high-frequency 
operational a m p lifie r is  needed. The SN 72702 operational a m p lifie r was 
selected fo r  th is  reason. This a m p lifie r must be exte rna lly  frequency 
compensated. To achieve maximum bandwidth the operational a m p lifie r was 
frequency compensated in two ways: Lag compensation was used to  add
s ta b i l i t y ,  and lead compensation was used to extend the bandwidth o f the 
a m p lifie r.
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Frequency Compensation o f the SN.72702 Operational A m p lif ie r:
Lag Compensation: O sc illa tio n  o f an operational a m p lifie r c ir c u it
is  determined by two fac to rs : loop gain and phase s h if t  Phase s h if t
is  frequency dependent. I f  the phase s h if t  is 180° or greater a t f re ­
quencies fo r  which the loop gain is  greater than 1, negative feedback 
becomes pos itive . An operational am p lifie r w ith pos itive  feedback w il l  
o s c illa te .
Lag compensation decreases the bandwidth of. the operational ampli­
f ie r .  The e ffe c t o f the lag compensation c ir c u it  on the operational 
a m p lifie r can be analyzed by re fe rr in g  to Figure 26.
Figure 26
A lag compensation capacitor is  inserted between two am p lifie r stages, 
The e ffe c t o f lag compensation on the operational am p lifie r is  given by 
the expression
V° = 1 + ju>(C-1)R. Vi 
The phase,angle 6 o f output w ith respect to input is  then
6 = Tan"1[-o)R. (C-1) ]
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so tha t 6 is  zero at low frequencies and becomes - tt/ 2 at high frequen- 
cies.
The to ta l phase s h if t  in the negative feedback loop is  the sum of 
the phase s h if t  6 due to compensation and tha t o f the operational ampli­
f ie r ,  4>(a>) A typ ica l response curve fo r  phase s h if t  <j>(o>) as a function 
o f frequency fo r  the SN 72702 operational a m p lifie r is  given in Figure 2 7 ^
-90°
105 106 107 14xl06(Hz)
Figure 27
The operational am p lifie r c ir c u it  w i l l  be stable i f  the loop gain G 
is  less than one when |<f>(a>) + 6| is  180° Consequently at frequencies 
fo r  which |<|>(u)) + <5| >_ 180° a must be less than 1/G. I f  G is  large a t 
the«e frequencies th is  re s tr ic t io n  on a is  s tringen t. Since the gain G 
is  frequency dependent, one can use the natural r o l lo f f  o f the gain along 
w ith tha t o f the compensation capacitor in  frequency compensation. This 
simple lag compensation is normally employed when the operational ampli­
f ie r  is  used in low-frequency applications
To increase the bandwidth of the c ir c u it  the lag compensation net­
work o f Figure 28 is  employed.
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Figure 28
The Rj Cj network Is inserted before the output stage o f the operational 
am p lifie r.
At a) = 0 the capacitor is  an in f in i te  impedance and = V .
As a) oo the capacitor appears to be a short c ir c u it  and
Ri
= -V,o Ri + R. i
This compensation network inserts a step in the loop gain o f the c ir c u it ,  
as shown in Figure 29, ra ther than decreasing the loop gain monotonically 
as is  cha ra c te ris tic  o f the simple capacitor lag compensation c irc u it ,
Gain V-Step j^oop gain a t 180° phase s h if t  < 1
0) (Hz) 14*106 
Figure 29
The size o f the step must be such tha t the loop gain is less than 1 at 
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The compensation c ir c u it  w i l l  a ffe c t the slew rate l im it  o f thej
c ir c u it  least by being placed at the input to the operational am p lifie r 
When the compensation c ir c u it  is  placed between stages near the output 
o f the a m p lifie r, one stage o f the am p lifie r must provide the current to 
charge the capacitor. The current required is  large because the signal 
is  large here. The constant current charging o f the capacitor by the 
cu rren t-lim ited  am p lifie r gives the lin e a r change in  output voltage 
cha ra c te ris tic  o f slew rate lim it in g . However, i f  the lag compensation 
network is  placed across the input terminals o f the operational ampli­
f ie r  where the signal voltage is  small, the current required is  small, 
and slew-rate lim it in g  is  reduced.
Lead Compensation: Figure 30 shows the c ir c u it  o f the SN 72702
operational am p lifie r. Lead compensation increases the bandwidth of 
the operational am p lifie r by placing a capacitor in  pa ra lle l with in 
the stage preceding the output stage. The equivalent c ir c u it  fo r  th is  
compensation is  shown below in Figure 31
Figure 31
Ri* is  the input impedance o f the em itter fo llow er, which is  very large. 
The AC analysis o f the c ir c u it  operation j s  as fo llow s:
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T Vo R/JC0C3
Rl* + R. + l/jo)C3
A fte r appropriate s im p lif ic a tio n  the ra tio  o f output voltage to input 
voltage is  given by
There is  no phase s h if t  fo r  <a = 0 or u> + «. The phase s h if t  6 is  greater 
than zero fo r values o f oj between 0 and consequently,
There is  a decrease in  the amount o f to ta l phase s h if t  because 6 is  
pos itive  and <f>(to) is  negative (see Figure 27)
The lead capacitor allows the a m p lifie r to be used at higher f re ­
quencies because i t  moves the 180° phase s h if t  po in t to higher frequencies 
This compensation e ffe c tiv e ly  increases the bandwidth o f the operational 
a m p lifie r; i t  s t i l l  may be necessary, however, to reduce the gain at 
the 180° phase s h if t  point to make the c ir c u it  stab le.
Vi  (Ri, + R j)2 + Rif2Ri 2o)2C32
and the phase angle 6 is  given by
The re s is to r is  much greater than R. consequently
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Voltage Follower C irc u it :
Descrip tion: Figure 32 shows a high frequency voltage fo llow er
c ir c u it  using both lead and lag compensation. The SN72702 operational 
a m p lifie r is  used in  th is  c ir c u it  because the bandwidth o f the operational 
a m p lifie r may be extended to 15 MHz by using lead compensation.
Figure 33
The c ir c u it  o f Figure 33 is  the basic voltage fo llow er. The capaci­
to r  C and the res is to rs  Rx and R$ constitu te  the lag compensation network.
At DC the capacitor C is  an in f in i te  impedance, and the c ir c u it  is  a 
conventional voltage fo llow er.
The analysis o f the AC response of the c ir c u it  follows, Let the 
voltage a t the non-inverting input be V+ and the voltage at the inve rting  
input be V_. The output voltage VQ o f the c ir c u it  is  G[V+ - V_]. The
negative feedback makes V_ = VQ. Using the p rin c ip le  of superposition
o
the value o f V+ is  given by
Ri + 1/jwC R
V.  ------------------------V. + --------  -̂---------V .




a = -----------------------------  ,
Rj + R$ + 1/jwC
then
aG
V0 - - - - - - - - - - - - v .  ( 5 - 1 )
0 1 + aG 1
For large values o f the gain G of the operational a m p lif ie r, the
output voltage is  equal to the input voltage.
As to » the value o f a is  equal to R i/(RS + Ri)> supplying the 
necessary step in the loop gain fo r  stable operation o f the operational 
a m p lifie r. This step in the loop gain must occur before the 180° phase 
s h if t  point o f the operational am p lifie r. From the spec ifica tion  sheets 
fo r  the SN72702 operational am p lifie r the value o f the open-1oop gain G
with lead compensation at 11 MHz, the 135° phase s h if t  frequency is
approximately equal to 100. The 135° phase s h if t  po int is  selected to 
give a 45° phase margin fo r  added security . The loop gain o f the c ir c u it  
w ith  the lag compensation network is  aG. Therefore, aG must be less than 
or equal to 1/100 at 11 MHz.
This c ir c u it  was h igh ly unstable because o f the e ffects  o f stray 
capacitance across the re s is to r R$ Figure 32 shows the components tha t 
were added to compensate fo r  the non-ideal e ffec ts  o f some o f the com­
ponents.
In Equation 5-1, the value o f a changes because o f the stray 





jwC 1 + jwCsR$
S im p lifica tion  o f th is  expression y ie ld s :
(1 - a)2RaCRsCs) + j^ R iC  + u>RsC )
a =■  ---------------------------------------------------------------------------- .
(1 -  (j^RjCR^C^) + j(a)RiC + + coRgC)
The e ffe c t of the stray capacitance C$ is  to make the value of a equal 
to  1 a t high frequencies. The value of a must be 1/100 a t the 45° 
phase margin point. Because the value o f a is  1 rather than 1/100 the 
c ir c u it  is  unstable and o sc illa te s .
To compensate fo r  the e ffe c t o f the stray capacitance Cs , capacitor 
was added in p a ra lle l w ith re s is to r Ri The addition o f capacitor Ĉ.
changes the value o f a in  the fo llow ing way:
1 Ri/jtoC.
 +   —
ja)C Ri + l/jo)C.j.
a  -  -------------------------------------------- ;
Rl/joiC. 1 R /jo)C
------------- k—  + ------ +  2----£—
Rl + 1/j^C.j. jcoC R̂  + l/jcoCs
which can be shown to be equal to
(1 -  o ^ C -R i^R ,. -  u 2CCsR1R$ ) + jU C ^ R j + uCRj +
(1 -  io2CC R R! -  w2CsRsCt R1 -  u ^ C R iR , . )  + j(u C R i + + uCsR$ + a>CRs ) ’
a fte r  appropriate s im p lif ic a tio n . By a rb i t r a r i ly  le t t in g  RsCs = RiCt > 
the value of a may be fu rth e r s im p lifie d  to
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(1 - u)2fc 2R 2 - o)2C R CRj + j(a)C R + coCRi + ooR_C )^ _ _________ s s_______s s__________ s s___________ s_s_________
(1 - uj2C R CRi - u)2C 2R2 - o)2C R 2C) + j(a)CRi + 2coR C + ooCR )
w O d d O %) w W  O
In the l im i t  o f oj -> «>, a assumes the value
C R + CRX 
i _ s s ________
CSRS + C(Rj + Rs) '
By making R C «  RjC the c ir c u it  becomes more independent o f the stray
w W
capacitance; there^ore,a is  R i/ (Ri + R$).
Under the assumptions made, the conditions fo r  stable operation of 
the voltage fo llow er c ir c u it  are
1. RiCt  = RsCs>
2. RsCs «  CR1(
3. Rx 1
  <  .
Ri + Re 100 1 s
These conditions have to be sa tis fie d  in addition to allowing values 
tha t w i l l  give a large bandwidth fo r  the voltage fo llow er.
The two diodes D-1 are inserted between the inputs o f the operational 
am p lifie r and ground to prevent la tch-up. I f  the input voltage on the 
inverting  input exceeds 2Vj3e, the input stage saturates, When th is  
condition exists the inve rting  input acts as a non-inverting inpu t, and 
the negative feedback becomes pos itive  feedback. This condition satu­
rates the operational am p lifie r and may cause excessive current to flow 
through the output tra n s is to r. The diodes prevent the inputs o f the 
operational am p lifie r from assuming a potentia l o f more than one diode- 
junction  turn-on voltage above ground, e lim inating latch-up.
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Capacitor C-2 is the lead compensation capacitor used to extend 
the bandwidth of the operational am p lifie r and has been experimentally 
determined, fo r  maximum bandwidth and s ta b i l i t y ,  to be equal to 50 pf
The capacitors C-3 are used to bypass the power supplies at the 
operational am p lifie r. These capacitors add s ta b i l i ty  to the c ir c u it  
by removing the e ffects  o f the power supply lead inductance.
The SN72702 operational a m p lifie r is  biased between -6 vo lts  and 
+12 vo lts . The unbalanced power supply voltages are suggested operating 
voltages; however, the 2 - to - l ra tio  between the power supply voltages 
does not have to be s t r ic t ly  maintained.
Computer Modeling: A computer program, lis te d  as Figure 34, was
used to optimize the component values. The component values are in i ­
t ia l l y  entered in to  the program. Optimization involves determining 
the correct values fo r  the components fo r  stable operation and large 
bandwidth o f the voltage fo llow er.
From Equation 5-2 the computer program calculates the magnitude o f 
a and <5, the phase angle o f a, as a function o f the angular frequency w.
The resu lts  of the program are plotted in Figure 35 fo r  the f in a l 
values o f the components (these values are lis te d  in the program,
Figure 34). The resu lts  o f the computer program are lis te d  in Figure 36.
The values o f the components are
Rj = 50 ft 
Rs = 10 Kft 
Ct  = 0.005 mfd 
C = 0.005 mfd
C$ = 26 p f (trimmer capacitor).
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. T Y P E  C 0 M P . F 4  
C 1 5 : 4 3 : 1 5 3
D I  MENS I  ON A L P  ( 1 0 0 ) ,  PH I  ( 1 0 0 ) ,  W ( 1 0 0 )
1 0 0 0  FORMAT ( 3 E 2 0 . S )
R 1 = 5 0 •
C T = 5 0 0 0 . * ( 1 0 . * * - 1 2 . )
C = . 0 0 5 * ( 1 0 . * * - 6 . )
RS= 1 0 0 0 0 .
P I  = 3 .  1 4 1 5 9 2 6 5 3 5  
C N = S T A R T I N G  W
N = 1 0 0 0 0 0 0  
C M= E N D P O I NT  W
M=9 9 0 0 0 0 0  
C L =  I NCREMENT OF W 
L =  1 0 0 0 0 0  
DO 1 0 0  I N = N j M j L 
1 = 1 + 1 
AA= I N
C W ( I ) = A A / 1 0 0 0 . . .  I S  AN ADDED SCALE FACTOR FOR SMALL  W 
V/CI ) = A A / ‘1 0 0 0 .
A=  (W ( I  ) * R  1 * C T  ) * * 2  .
B = C * C T * (  (W(  I  ) * H 1  ) * * 2 . .  )
D = C T * R  1 * R S * C * W  ( I  ) *W ( I  )
E = W ( I ) * C T * K 1  
F = v/ ( I  ) * C * K 1  
G = W ( I ) * C * R S  
0 = 1 . -  A —B 
P = 1 . - B - A - D  
Q = ( 2 • * E ) +F 
R = ( 2 . * E ) + F + G  
X = ( 0 * P ) - ( Q * R )
Y= ( 0. *P ) -  ( R * 0  )
W R I T E ( 2 , 1 0 0 0  ) X , Y  
W R I T E ( 2 , 1 0 0 0 ) A , 3 , D 
W R I T E ( 2 , 1 0 0 0 ) E , F , G  
W R I T E ( 2 , 1 O O O ) 0 , P , Q  
W R I T E ( 2 , 1 0 0 0 >R
A L P ( I ) = S Q R T ( ( ( X * X ) + ( Y * Y ) ) / ( ( ( P * P ) + ( R * R ) ) * * 2 . ) )  
100  P H I ( I ) = ( 1 8 0 . / P I ) - A T A N ( Y / X )
W R I T E  ( 1 , 1 OOO) ( W( I I I  ) ,  A L P  ( IM ) ,  P H I  ( IM ) » I M=  1 , 1 )
END
Voltage Follower - Frequency Compensation Figure 34
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6 • 1 0 0 0  0 0 0 0E + 0 4  
, 0 .  1 1 0 0 0 0 0 0 E + 0 4  
0 . 1 2 0 0 0 0 0 0 E + 0 4  
0 . 1 3 0 0 0 0 0 0 E + 0 4  
0 V 1 4 0 0 0 0 0 OE+ 0 4  
0 .  1 5 0 0 0 0 0 0 E  + 0 4  
0.. 16 0 0 0 0 0 0 E + 0 4  
0 . 1 7 0 0 0 0 0 0 E + 0 4  
O'. 1 8 0 0 0 0 0 0 E + 0 4  
0 . 1 9 0 0 0 0 0 0 E + 0 4  
0 . 2 0 0 0 0 0 0 0 E + 0 4  
0 . 2 1 0 0 0 0 0 0 E + 0 4  
0  • 2 2 0 0 0 0 0 0 E + 0 4  
0 • 2 3 0 0 0 0 0 0 E + 0 4  
0 • 2 4 0 0 0 0 0 0 E + 0 4  
0 • 2 5 0 0 0 0 0 0 E + 0 4  
0 . 2 6 0 0 0 0 0 0 E + 0 4  
0  • 2 7 0 0 0 0 0 0 E + 0 4  
0 • 2 8 0 0 0 0 0 0 E + 0 4  
0 . 2 9 0 0 0 0 0 0 E + 0 4  
O V 3 0 0 0 0 0 0 0 E + 0 4  
O'. 3 1 0 Q Q 0 0 0 E + 0 4  
0 . 3 2 0 0 0 0 0 0 E + 0 4  
0 • 3 3 0 0 0 0 0 0 E + 0 4  
0 . 3 4 0 0 0 0 0 0 E + 0 4  
0  * 3 5 0 0 0 0 0 0 E + 0 4  
0 • 3 6 0 0 0 0 0 0 E + 0 4  
0 . 3 7 0 0 0 0 0 0 E + 0 4  
0 • 3 8 0 0 0 0 0 0 E + 0 4  
0 • 3 9 0 0 0 0 0 0 E + 0 4  
0  V 4 0 0 0 0 0 0 0 E + 0 4  
0 . 4 1 0 0 0 0 0 0 E + 0 4  
0*. 4 2 0 0 0 0 0 0 E + 0 4  
0 . 4 3 0 0 0 0 0 0 E + 0 4  
0 V 4 4 0 0 0 0 0 0 E + 0 4  
0 . 4 5 0 0 0 0 0 0 E + 0 4  
0 * 4 6 0 0 0 0 0 OE+ 0 4  
0 . 4 7 0 0 0 0 0 0 E + 0 4  
0 . 4  8 0 0 0 0 0 0 E + 04  
0 • 4 9 0 0 0 0 0 0 E + 0 4  
0 . 5 0 0 0 0 0 0 OE+ 0 4  
0 . 5 1 0 0 0 0 0 0 E + 0 4  
0 • 5 2 0 0 0 0 0 0 E + 0 4  
0 . 5 3 0 0 0 0 0 0 E + 0 4  
0 . 5 4 0 0 0  0 0 0 E + 0 4
0 . 9 9 8 6 5 T 5 9 E + 0 0  
0 . 9 9 8 3 6 9 1 3 E + 0 0  
0 • 9 9 8 0 6 0 0 2 E + 0 0  
0 . 9 9 7 7 2 4 3 5 E + 0 0  
0 • 9 9 7 3 6 2 2 4 E + 0 0  
0 • 9 9 6 9 7  3 7 2 E + 0 0  
0 • 9 9 6 5 5 8 9 0 E + 0 0  
0 . 9 9 6 1  17 9 0 E + 0 0  
0 . 9 9 5 6 5 0 7 8 E + 0 0  
0 • 9 9 5 1 5 7 7 2 E + 0 0  
0 . 9 9 4 6 3 8 7  8E + 0 0  
0 V 9 9 4  0 9 4  0 9E + 0 0  
0 . 9 9 3 5 2 3 7 8 E + 0 0  
0 . 9 9 2 9 2 8 0 1 E + 0 0  
0 . 9 9 2 3 0 6 8 8 E + 0 0  
0 . 9 9 1 6 6 0 5 7 E + 0 0  
0 . 9 9 0 9 8 9 2 0 E + 0 0  
0 . 9 9 0 2 9 2 9 7 E + 0 0  
0 . 9 8 9 5 7 1 9 8 E + 0 0  
0 • 9 8 8 8 2 6 4 4 E + 0 0  
0 . 9 8 8 0 5 6 4 9 E + 0 0  
0 . 9 8 7 2 6 2 3 4 E + 0 0  
0 . 9 8 6 4 4 4 1 5 E + 0 0  
0 . 9 8 5 6 0 2 l OE+OO 
0 • 9 8 4 7 3 6 3 9 E + 0 0  
0 . 9 8 3 8 4  7 2 1 E + 0 0  
0 V 9 8 2 9 3 4 7 5 E + 0 0  
0 . 9 8 1 9 9 9 2 2 E + 0 0  
0 * 9 8 1 0 4 0 8 4 E + 0 0  
0 . 9 8 0 0 5 9 7 9 E + 0 0  
0 . 9 7 9 0 5 6 3 1 E + 0 0  
0 . 9 7  8 0 3 0 6 1 E + 0 0  
0 . 9 7 6 9 8 2 9 1 E + 0 0  
0 . 9 7 5 9 1 3 4 3 E + 0 0  
0 • 9 7 4  8 2 2 3 9 E + 0 0  
0 . 9 7 3 7 1 0 0 5 E + 0 0  
0 . 9 7 2 5 7 6 6 4 E + 0 0  
0 . 9 7 1 4 2 2 3 7 E + 0 0  
0 . 9 7 0 2 4 7 4 9 E + 0 0  
0 . 9 6 9 0 5 2 2 6 E + 0 0  
0 . 9 6 7 8 3 6 9 1 E + 0 0  
0 • 9 6 6 6 0 1 7 1 E + 0 0  
0 . 9 6 5 3 4 6 8 7 E + 0 0  
0 • 9 6 4 0 7 2 6 6 E + 0 0  
0 . 9 6 2 7 7 9 3 4 E  + 00
6  (deg)
- 0 . 2 8 6 2 5 5 0 6 E + 0 1 
- 0 . 3 14 8 2 8 9 4 E + 0 1 
- 0 • 3 4 3 3  8 8 1 3E + 0 1 
- 0 . 3 7 1 9 3 1 2 7 E + 0 1 
- 0 . 4 0 0 4 5 7 0 8 E + 0 1 
- 0 . 4 2 8 9 6 4 2 4 E + 0 1  
- 0 . 4 5 7 4 5 14 3 E + 0 1 
- 0 . 4 8 5 9 1 7 3  8 E + 0 1 
- 0 . 5 1 4 3 6 0 7  8 E + 0 1 
- 0 • 5 4 2 7  8 0 3 3E + 0 1 
- 0 . 5 7  1 1 7 4 7 8 E + 0 1 
- 0 • 5 9 9 5 4  2 8 2 E + 0 1 
- 0 . 6 2 7  8 8 3 2 1E+01  
- 0 . 6 5 6 1 9 4 6 9 E + 0 1 
- 0 • 6 8 4 4  7 5 9 9 E + 0 1 
- Q . 7 1 2 7 2 5 9 0 E + 0 1  
-Ol • 7 4 0 9 4 3  1 7 E + 0  1 
-O! .  7 6 9  1 2 6 5 9 E + 0  1 
- 0 . 7  9 7 2 7 4 9 4 E  + 0 1 
- 0 • 8 2 5 3 8 7 0 0 E + 0 1 
- 0 • 8 5 3 4 6 1 5 4 E + 0 1 
- 0 • 8 8 1 4  9 7 4  8 E + 0 1 
- 0 • 9 0 9 4 9 3 5 5 E + 0 1 
- 0 • 9 3 7 4 4  8 6 2 E + 0 1 
- 0 . 9 6 5 3 6 1 5 7 E + 0 1  
- 0 • 9 9 3 2 3 1 2 1 E + 0 1 
- 0 . 1 0 2 1 0 5 6 4 E + 0 2  
- 0 . 1 0 4  8 8 3 6 1 E + 0 2  
- 0 . 1 0 7 6 5 6 9 1 E + 0 2  
- 0 . 1 1 0 4 2 5 4 4 E + 0 2  
- 0 . 1 1 3 1 8 9 0 8 E + 0 2  
-O ' .  1 1 5 9 4 7 7 4 E + 0 2  
- 0 . 1 1 8 7 0 1 3 0 E + 0 2  
-O' .  1 2 1 4 4 9 6 6 E  + 0 2  
- 0 . 1 2 4 1 9 2 7 2 E + 0 2  
- 0 . 1 2 6 9 3 0 3 7 E + 0 2  
- 0 . 1 2 9 6 6 2 5 2 E + 0 2  
- 0 . 1 3 2 3 8 9 0 6 E + 0 2  
- 0 . 1 3 5 1 0 9 9 0 E + 0 2  
- O w 137  8 2 4  9 5 E + 0 2  
- 0 . 1 4 0 5 3 4 1 1 E + 0 2  
- 0 . 1 4 3 2 3 7 2 7 E + 0 2  
- 0 . 1 4 5 9 3 4 3 6 E + 0 2  
- O 1.  14 8 6 2 5 2 8 E + 0 2  




0 . 5 5 0 0 0 0 0 0 E + 0 4  
0 . 5 6 0 0 0 0 0 0 E + 0 4  
'0 • 5 7 0  0 0 U 0 0 E + 04  
0 . 5 S 0 0 0 0 0 0 E + 0 4  
0 . 5 9 0 0 0 0 0 0 E + 0 4  
0 • 6 0 0 0 0 0 Q 0 E + 0 4  
0 . 6  1 0 0 0 0 0 0 E + 0 4  
0 • 6 2 0  0 0 0 0 OE + 0 4  
0 • 6 3 0 0 0 0 0 0 E + 04  
0 . 6 4  0 0 0 0 0 0 E + 0 4  
0 • 6 5 0 0 0 0 0 0 E + 0 4  
0 • 6 6 0 0 0 0 0 0 E + 0 4  
0 . 6 7 0 0 0 0 0 0 8 + 0 4  
0 * 6  8 0 0 0 0 0 0 E  + 04  
0 • 6  9 0 Q 0 0 0 0 E  + 04  
0 . 7 0 0 0 0 0 0 0 8 + 0 4  
0 * 7 1 0 0 0 0  0 OE + 04  
0 . 7  2 0 0 0 0 0 0 8 + 0 4  
0 . 7 3 0 0 0 0 0 0 8 + 0 4  
0 . 7 4 0 0 0 0 0 0 8 + 0 4  
0 • 7 5 0 0 0 0 0 0 8 + 0 4  
0 . 7 6 0 0 0 0 0 0 8 + 0 4  
0 . 7 7 0 0 0 0 0 0 8 + 0 4  
0 • 7  8 0 0 0 0 0 0 8  + 04  
0 . 7 9 0 0 0 0 0 0 E + 0 4  
0 . 8 0 0 0 0 0 0 0 8 + 0 4  
0 * 8 1  0 0 0 0 0 0 E + 0 4  
0 . 8 2 0 0 0 0 0 0 8 + 0 4  
0 - 8 3 0 G 0 0 0 0 E + 0 4  
0 . 8 4 0 0 0 0 0 0 E + 0 4  
0 . 8 5 0 0 0 0 0 0 8 + 0 4  
0 . 8 6 0 0 0 0 0 0 8 + 0 4  
- 0 . 8 7 0 0 0 0 0 0 E + 0 4  
0 . 8 8 0 0 0 0 0 0 8 + 0 4  
0 . 8 9 0 0 0 0 0 0 E + 0 4  
0 . 9 0 0 0 0 0 0 0 E + 0 4  
0 * 9 1 0 0 0 0 0 0 8 + 0 4  
0 • 9 2 0 0 0 0 0 0 8 + 0 4  
0 • 9 3 0 0 0 0 0 0 8 + 0 4  
0 . 9 4 0 0 0 0 0 0 8 + 0 4  
0 • 9 5 0 0 0 0 0 0 8 + 0 4  
0 • 9 6 0 0 0 0 0 0 8 + 0 4  
0 • 9 7 0 * 0 0 0 0 OE+ 04  
0 .  9 8 0 0 0 0 0 0 8 + 0 4  
0 • 9 9 0 0 0 0 0 0 8  + 04
0 . 9 6 1 4 6 7 1 8 E + 0 0  
0 . 9 6 0 1 3 6 4  3 8  + 0 0  
0 . 9 5 8 7 8 7 3 3 8 + 0 0  
0 • 9 5 7 4  2 0 1 7 8 + 0 0  
0 . 9 5 6 0 3 5 1 8 E + 0 0  
0 • 9 5 4  6 3 2 6 6 8 + 0 0  
0 . 9 5 3 2 1 2 8 5 8 + 0 0  
0 . 9 5 1 7  76  0 4 8  + 0 0 
0 • 9 5 0 3 2 2 4 7 E + 0 0  
0 • 9 4  8 8 5 2 4  2 8 + 0 0  
0 . 9 4 7 3 6 6 1 8 E + 0 0  
0 . 9 4 5 8 6 3 9 9 8 + 0 0  
0 . 9 4 4 3 4 6 1 2 8  + 0 0  
0 • 9 4 2  8 1 2 8 7 8 + 0 0  
0 . 9 4 1 2 6 4 4 9 8 + 0 0  
0 . 9 3 9 7 0 1 2 4 E + 0 0  
0 . 9 3 8 1 2 3 4 2 E + Q 0  
0 . 9 3 6 5 3 1 2 8 E + 0 0  
0 . 9 3 4 9 2 5 1 0 8  + 0 0  
0 . 9 3 3 3 0 5 1 5 8 + 0 0  
0 . 9 3 1 6 7 1 6 9 8 + 0 0  
0 . 9 3 0 0 2 5 0 2 8 + 0 0  
0 .  9 2 8 3 6 5 3 7 8 + 0 0  
0 . 9 2 6 6  9 3 0 4 8 + 0 0  
0 . 9 2 5 0 0 8 2 8 8 + 0 0  
0 . 9 2 3 3 1 1 3 5 8 + 0 0  
0 . 9 2 1 6 0 2 5 5 8 + 0 0  
0 . 9 1 9 8 8 2 1 3 8 + 0 0  
0 . 9 1 8 1 5 0 3 4 E + 0 0  
0 . 9  1 6 4 0 7 4 7 E  + 0 0  
0 . 9 1 4 6 5 3 7 5 8 + 0 0  
0 . 9 1 2 8 8 9 4 7 8 + 0 0  
0 . 9 1 1 1 1 4 8 7 8 + 0 0  
0 . 9 0 9 3 3 0 2 3 8 + 0 0  
0 . 9 0 7 5 3 5 7  8 8 + 0 0  
0 . 9 0 5 7 3 1 7 9 E + 0 0  
0 . 9 0 3 9 1 8 5 2 8 + 0 0  
0 .  9 0 2 0 9 6 2 . 2 8  + 0 0  
0 . 9 0 0 2 6 5 1 2 E + 0 0  
0 . 8 9 8 4 2 5 5 0 8 + 0 0  
0 . 8 9 6 5 7 7 5 7 E + 0 0  
0 . 8 9 4 7 2 1 6 0 8 + 0 0  
0 . 8 9 2 8 5 7 8 4 8 + 0 0  
0 . 8 9 0 9 8 6 5 2 8 + 0 0  
J L l S £ 9 1 Q 7  8 7 E  + 0 0
« (deg)
- 0 . 1 5 3 9 8 8 2 7 E + 0 2
- 0 . 1 5 6 6 6 0 1 5 8  + 02  
-O' .  1 5 9 3 2 5 5  3 8 + 0 2  
- 0 . 1 6 1 9 8 4 3 1 8 + 0 2  
- 0 . 1 6 4 6 3 6 4 0 8 + 0 2  
- 0 . 1  6 7 2 8 1 7 4 8  + 0 2  
- 0 . 1 6 9 9 2 0 2 4 E + 0 2  
- 0 . 1 7 2 5 5 1 8 3 E + 0 2  
- 0  . 1 7 5 1 7 6 4 2 E  + 0 2  
-O' .  1 7 7 7 9 3 9 4 E  + 0 2  
- 0 . 1 8 0 4 0 4 3 3 E + 0 2  
- 0 . 1 8 3 0 0 7 5 1 8 + 0 2  
- 0 .  1 8 5 6 0  3 4 2 E  + 0 2  
- 0 . 1 8 8 1 9 1 9 8 E + 0 2  
- 0 . 1 9 0 7 7 3 1 3 8 + 0 2  
- 0 .  1 9 3 3 4 6  8 0 E  + 02  
-■0 . 1 9 5 9 1 2 9 3 8 + 0 2  
-'O . 1 9 8 4 7  1 4 7 E  + 0 2  
- O ’. 201  0 2 2  3 4 E  + 0 2  
- 0 . 2 0 3 5 6 5 4 8 8 + 0 2  
- 0 . 2 0 6 1 0 0 8 6 E + 0 2  
- 0 . 2 0 8 6 2  84 OE + O 2 
- 0 . 2  11 14 8 0 6 E  + 0 2  
- 0 . 2 1 3 6 5 9 7 7 E + 0 2  
- 0 . 2 1 6 1 6 3 5 0 E + 0 2  
- 0 . 2  1 8 6 5 9 1 9 8 + 0 2  
- 0 . 2 2 1 1 4 6 7  9E + 02  
- 0 . 2 2 3 6 2 6 2 5 E + 0 2  
- 0 . 2 2 6 0 9 7 5 4 8 + 0 2  
- 0 . 2 2 8 5 6 0 6 0 E + 0 2  
- 0  . 2 3 1 0 1 5 4 0 8  + 0 2  
- 0 . 2 3 3 4 6 1 8 9 E + 0 2  
- 0 . 2 3 5 9 0 0 0 5 8 + 0 2  
- 0 . 2 3 8 3 2 9 8 1 8 + 0 2  
- 0 . 2 4 0 7 5 1 1 5 E + 0 2  
- 0 . 2 4 3 1 6 4 0 4 E + 0 2  
- 0 . 2 4 5 5 6 8 4 5 8 + 0 2  
- 0 . 2 4 7  9 6 4  3 3 E + 0 2  
- 0 . 2 5 0 3 5 1 6 6 E + 0 2  
- 0 . 2 5 2 7 3 0 4 1 E + 0 2  
- 0 . 2 5 5 1 0 0 5 5 E + 0 2  
- 0 . 2 5 7 4 6 2 0 5 E + 0 2  
- 0 . 2 5 9 8 1 4 9 0 8 + 0 2  
-!0 . 2 6 2 1 5 9 0 6 8  + 0 2  




0 . 1 0 0 0 0 0 0 0 E + 0 5  
0 .  1 1 0 0 0 0 0 0 2 + 0 5  
0 . 1 2 0 0 0 0 0 0 E + 0 5  
0 . 1 3 0 0 0 0 0 0 E + 0 5  
0 .  1 4 0 0 0 0 0 0 E + 0 5  
0 . 1 5 0 0 0 0 0 0 E + 0 5  
0 . 1 6 0 0 0 0 0 0 E + 0 5  
0 . 1 7 0 0 0 0 0 0 E + 0 5  
0 . 1 8 0 0 0 0 0 0 E + 0 5  
0 . 1 9 0 0 0 0 0 0 E + 0 5  
0 . 2 0 0 0 0 0 0 0 E + 0 5  
0 . 2  1 0 0 0 0 0 0 E  + 0|5 
0 . 2 2 0 0 G 0 0 0 E + 0 5  
Q . 2 3 0 0 0 0 0 0 E + 0 5  
0 . 2 4 0 0 0 0 0 0 E + 0 5  
0 • 2 5 0 0 0 0 0 0 E + 0 5  
0 • 2 6 0 0 0 0 0 0 E + 0 5  
0 . 2 7 0 0 0 0 0 0 E + 0 5  
0 - . 2 8 0 0 0 0 0 0 E + 0 5  
0 • 2 9 0 0 0 0 0 0 E + 0 5  
0 • 3 0 0 0 0 0 0 0 E + 0 5  
0 . 3 1 0 0 0 0 0 OE+ 05  
0 . 3 2 0 0 0 0 0  OE + 05  
0 . 3 3 0 0 0 0 0 0 E + 0 5  
0 • 3 4 0 0 0 0 0 0 E + 0 5  
0 . 3 5 0 0 0 0 0 0 E + 0 5  
0 . 3 6 0 0 0 0 0 0 E + 0 5  
0 . 3 7 0 0 0 0 0 0 E + 0 5  
0 • 3 8 0 0 0 0 0 0 E + 0 5  
0 • 3 9 0 0 0 0 0 0 2 + 0 5  
0 . 4 0 0 0 0 0 0 0 E + 0 5  
0 . 4  10 0 0 0 0 0 E + 0 5  
Q . 4 2 0 0 0 0 0 0 E + 0 5  
0 . 4 3 0 0 0 0 0 0 E + 0 5  
0 . 4 4  0 0 0 0 0 0 E + 0 5  
0 . 4 5 0 0 0 0 0 0 E + 0 5  
0 • 4 6 0 0 0 0 0 0 E + 0 5  
0 . 4 7 0 0 0 0 0 0 E + 0 5  
0 . 4 8 0 0 0 0 0 OE+ 0 5  
0 . 4 9 0 0 0 0 0 0 E + 0 5  
0 • 5 0 0 0 0 0 0 0 E + 0 5  
0 . 5 1 0 0 0 0 0 0 E + 0 5  
0 . 5 2 0 0 , 0 0 0 0 2 + 0 5  
0 . 5 3 0 0 0 0 0 0 E + 0 5  
0 . 5 4 0 0 0 0 0 0 E + 0 5
0 .  8 8 7 2 2 2  14E+00|  
0 . 8 6 8 0 2 5 7 1E + 0 0  
0 . 8 4 8 3 6 4 5 9 E + 0 0  
0 • 8 2 8 4 3 6 7 7 E + 00  
0 • 8 0 8 4 1 4 8 7 E + 0 0  
0 . 7  8844 . 6  3 0 E + 0 0  
0 • 7 6 8 6 5 4  3 6 E + 0 0  
0 . 7 4 9 1 4 0 0 5 E + 0 0  
0 • 7 2 9 9 8 4 2 OE+00 
0 . 7  1 1 2 4 9 9 0 E + 0 0  
0 . 6 9 2 9  84  7 3E + 0 0  
0 . 6 7 5 2 2 3 0 7 E + 0 0  
0 . 6  57  9 8 8 2 6 E  + 0 0  
0 . 6 4 1 2 9 4 3 6 E + 0 0  
0 . 6 2 5 1 4 7 9 1 E + 0 0  
0 . 6 0 9 5 4 9 3 4 E + 0 0  
0 . 5  94  4 94  2 2E + 0 0 
0 . 5 7 9 9 7 4 3 5 E + 0 0  
0 • 56'5 97  8 5 4 E  + 0 0  
0 . 5 5 2 4 9 3 4 5 E + 0 0  
0 . 5 3 9 5 0 4 1 7 E + 0 0  
0.52699467E+00 
0 . 5 1 4  94  8 1 9E + 00  
0 . 5 0 3 3 4 7 6 7 E + 0 0  
0 . 4 9 2 1 7 5 8 7 E + 0 0  
0 . 4 8 1 4 1 5 6 0 E + 0 0  
0 . 4 7 1 0 4 9 9 8 E + 0 0  
0 . 4 6 1 0 6 2 4 1 E + 0 0  
0 . 4 5 1 4 3 6 7 2 E + 0 0  
0 . 4 4 2 1 5 7 2 5 E + 0 0  
0 . 4 3 3 2 0 8 9 0 E + 0 0  
0 . 4 2 4 5 7 7 0 9 E + 0 0  
0 . 4 1 6  2 ^ 7  8 5 E  + 0 0  
0 . 4 0 8 2 0 7 7  9 E + 0 0  
0 • 4 0 0 4 4 4  0 9 E + 0 0  
0 • 3 9 2 9 4 4 5 2 E + 0 0  
0 • 3 8 5 6 9 7 4 3 E + 0 0  
0 . 3 7 8 6  9 1 6 8 E + 0 0  
0 . 3 7 1 9 1 6 6 9 E + 0 0  
0 • 36536235E+00 
0 . 3 5 9 0 1 9 1 4 E + 0 0  
0 . 3 5 2 8 7 7 9 OE+OO 
0 • 3 4 6 9 2 9 9 8 E + 0 0  
0 . 3 4 1 1 6 7 1 4 E + 0 0  
0 . 3 3 5 5 8 1 5 7 E + 0 0
6  (deg)
- 0 . 2 6 6 8 2 1 2 3 E + 0 2  
- 0 . 2 8 9 6  04  3 3E + 0 2 
- 0 . 3 1  14 9 9 3  9E + 0 2  
- 0 . 3 3 2 5 0 3 3 1 E + 0 2  
- 0 • 3 5 2 6 2 2 2  8 E + 0 2  
- 0 . 3 7 1 8 7 0 2 1 E + 0 2  
- 0 . 3 9 0 2 6 7 1 8 E + 0 2  
- 0 . 4 0 7  8 3 8 0 0E + 02  
- 0 . 4 2 4 6 1 1 1 1 E + 0 2  
- 0 . 4 4 0 6 1 7 3 9 E + 0 2  
- 0 . 4 5 5 8 8 9 3 5 E + 0 2  
- 0 . 4 7 0 4 6 0 2 7 E + 0 2  
- 0 • 4  84 3 6 3 7 4 E  + 0 2  
- 0 . 4 9 7 6 3 3 0 7 E + 0 2  
- 0 . 5 1 0 3 0 0 9 7 E + 0 2  
- 0 . 5 2 2 3 9 9 2 7 E + 0 2  
- 0 . 5 3 3 9 5 8 6 8 E + 0 2  
- 0 . 5 4  5 0 0 8 7 2 E + 0 2  
- 0 . 5 5 5 5 7 7 5 6 E + 0 2  
- 0 . 5 6 5 6 9 2 0 3 E + 0 2  
- 0 . 5 7 5 3 7 7 5 7 E + 0 2  
- 0 • 5 8 4 6 5 8 2 2 E + 0 2  
- 0 . 5 9 3 5 5 6 7 2 E + 0 2  
- 0 . 6 0 2 0 9 4 4 5 E + 0 2  
- 0 . 6 1 0 2 9 1 5 5 E + 0 2  
- 0 . 6 1 8 1 6 6 9 7 E + 0 2  
- 0 . 6 2 5 7 3 8 4  8E + 02  
- 0 . 6 3 3 0 2 2 7 5 E + 0 2  
- 0 . 6 4 Q 0 3 5 4 5 E + 0 2  
- 0 . 6 4 6 7 9 1 2 6 E + 0 2  
- 0 • 6 5 3 3 0 3 9 4 E + 0 2  
- 0 • 6 5 9 5 8 6 4 0 E + 0 2  
- 0 . 6 6 5 6 5 0 7 7 E + 0 2  
- 0 . 6 7 1 5 0 8 3 8 E + 0 2  
- 0 . 6 7 7 1 6 9 8 9 E + 0 2  
- 0 . 6 8 2 6 4 5 3 0 E + 0 2  
- 0 . 6  87  9 4 4  0 1 E + 0 2  
- 0 • 6  9 3 0 7 4  8 3 E  + 0 2  
- 0 • 6 9 8 0 4 6 0 1 E + 0 2  
- 0 . 7 0 2 8 6 5 3 7 E + 0 2  
- 0 . 7 0 7  5 4 0 2  2E + 02  
- 0 . 7 1 2 0 7 7 4  3 E + 0 2  
- 0 . 7 1 6 4 8 3 4 9 E + 0 2  
- 0 . 7 2 0 7 6 4 5 1 E + 0 2  
- 0  • 7 2 . 4 9 2 6 2 3 E + 0 2
Figure 36 (c )
T-1609 1 0 0
(D (rad/sec)
0 • 5 5 0 0 0 0 0 0 E + 0 5  
0 . 5 6 0 0 0 0 0 0 E + Q 5  
0 • 5 7 0 0 0 0 0 0 E + 0 5  
0 * 5  8 0 0 0 G G 0 E + G 5  
0 * 5 9 0 0 0 0 0 Q E + 0 5  
0 • 6 0 0 0 0 0 0 0 E + 0 5  
0 * 6 1 0 0 0 0 0 OE+ 0 5  
0 * 6  2 0 0 0 0 0 0 E + Q 5  
0 . 6 3 0 0 0 0 0 0 E + 0 5  
0 • 6 4  0 0 0 0 0 0 E + 0 5  
0 . 6 5 0 0 0 0 0 0 E + 0 5  
0 . 6 6 0 0 0 0 0 0 E + 0 5  
0 . 6 7 0 0 0 0 0 0 E + 0 5  
0 * 6  8 0 0 0 0 0 0 E + 0 5  
0 * 6 9 0 0 0 0 0 0 E + 0 5  
0 . 7 0 0 0 0 0 0 0 E + 0 5  
0 * 7 1 0 0 0 0 0 0 E + 0 5  
0 .  7 2 0 0 0 0 0 0 E  + 05.  
0 • 7 3 0 0 0 0 0 OE + 05  
0 • / 4 Q 0 0 0 0 0 E + 0 5 
0 • 7 5 0 0 0 0 0 0 E + 0 5 
0 * 7 6  0 0 0 0 0 OE + 0 5 
0 • 7 7 0 0 0 0 0 OE + 0 5 
0 • 7 8 0 0 0 0 0 0 E + 0 5 
0 • 7  9 0 0 0 0 0 0 E  + 05  
0 . 8 0 0 0 0 0 0 0 E + 0 5  
0 . 8 1 0 0 Q G 0 0 E + 0 5  
0 . 8 2 0 0 0 0 0 0 E + 0 5  
0 . 8 3 0 0 0 0 0 0 E + 0 5  
0 . 8 4 0 0 0 0 0 0 E + 0 5  
0 . 8 5 0 0 0 0 0 0 E + 0 5  
0 . 8 6 0 0 0 0 0 0 E + 0 5  
0*. 8 7 0 0 0 0 0 0E + 05  
0 . 8 S 0 0 0 0 0 0 E + 0 5  
0 . 8 9  0 0 0 0 0 0 E + 0 5 
0 . 9 0 0 0 0 0 0 0 E + 0 5  
0 * 9 1 0 0 0 0 0 0 E + 05 
0 . 9 2 0 0 0 0 0 0 E + 0 5  
0 . 9 3 0 0 0 0 0 0 E + 0 5  
0 . 9 4 0 0 0 0 0 0 E + 0 5  
0 • 9 5 0 0 0 0 0 0 E + 0 5  
0 * 9 6 0 0 0 0 0 0 E + 0 5  
0 * 9 7  0 0 0  0 0 OE + 05  
0 • 9 8 0 0 0 0 0 Q E + 0 5  
0 • 9 9 0 0 0 G- 0 0 E  + 05
0 . 3 3 0 1 6 5 8 1 E + 0 0  
0 • 3 2 4  9 1 2 8 2 E + 0 0  
0 * 3 1 9 8 1 5 8 6 E + 0 0  
0 . 3 1 4 8 6 8 5 4 E + 0 0  
0 . 3 1 0 0 6 4 8 0 E + 0 0  
0 *  3 0 5  3 9 8 8 8E + 0 0  
0 . 3 0 0 8 6 5 2 6 E + 0 0  
0 • 2 9 6 4 5  87 2 E + 0 0  
0 . 2 9 2 1 7 4 3 0 2 + 0 0  
0 * 2 8 8 0 0 7 2 5 E + 0 0  
0 • 2 8 3 9 5 3 0 8 E + 0 0  
0 • 2 8 0 0 0 7 4  8E + 0 0  
0 . 2 7 6 1 6 6 3 7 E + 0 0  
0 . 2 7 2 4 2 5 8 5 £ + 0 0  
0 . 2 6  87  8 2 1 9E + 00  
0 . 2 6 5 2 3 1 8 4 E + 0 0  
0 . 2 6 1 7 7 1 4 4 E + 0 0  
0 . 2 5  8 3 9 7 7  4  E + 0 0  
0 . 2 5 5 1 0 7 6 6 E + 0 0  
0 . 2 5 1 8 9 8 2 5 E + 0 0  
0 . 2 4 8 7 6 6 6 9 E + 0 0  
0 . 2 4 5 7 1 0 3 0 E + 0 0  
0 . 2 4 2 7 2 6 5 1 E + 0 0  
0 . 2 3 9 8 1 2 8 4 E + 0 0  
0 • 2 3 6 9 6 6 9 5 E + 0 0  
0 . 2 3 4 1 8 6 5 7 E + 0 0  
0 . 2 3 1 4 6 9 5 4 E + 0 0  
0 . 2 2 8 8 1 3 8 1 E + 0 0  
0 . 2 2 6 2 1 7 3 8 E + 0 0  
0 . 2 2 3 6 7  8 3 4 E  + 0 0  
0 . 2 2 1 1 94  8 8 E + 0 0  
0 . 2 1 8 7 6 5 2 6 E + 0 0  
0 . 2 1 6 3 8 7 7 9 E + 0 0  
0 . 2 1 4 0 6 0 8 5 E + 0 0  
0 . 2 1  17 8 2  9 0 E + 0 0  
0 . 2 0 9 5 5 2 4 5 E + 0 0  
0 . 2 0 7 3 6 8 0 7 E + 0 0  
0 • 2 0 5 2 2 8 4 0 E + 0 0  
0 . 2 0 3 1 3 2 1 0 E + 0 0  
0 . 2 0 1 0 7 7 9 0 E + 0 0  
0 . 1 9 9 0 6 4 5 9 E + 0 0  
0 . 1 9 7 0 9 1 0 0 E + 0 0  
O'. 1 95  1 5 5 9 7 E + 0 0  
0 . 1 9 3 2 5  8 4 2 E + 0 0  
0 . 1 9 1 3 9 7 3 0 E + 0 0
6  (deg)
- 0 . 7  2 8  9 7 4 0  8E + 02  
- 0 . 7 3 2 9 1 3 1 8 E + 0 2  
- 0 . 7 3 6 7 4 8 3 4 E + 0 2  
- 0 . 7 4 0 4  8 4 1 4 E + 0 2  
- 0 . 7 4 4 1 2 4 8 8 E + 0 2  
- 0 • 7 4 7 6 7 4 6 4 E + 0 2  
- 0 . 7 5 1 1 3 7  2 5 E + 0 2  
- 0 . 7  &4 5 1 6 3 8 E  + 0 2  
- 0 . 7 5 7 8 1 5 4 8 E + 0 2  
- 0 . 7 6 1 0 3 7 8 3 E + 0 2  
- 0 . 7 6 4 1 8 6 5 1 E + 0 2  
- 0 . 7 6 7 2  6 4 4 8 E + 0 2  
- 0 . 7 7 0 2 7 4 5 2 E + 0 2  
- 0 . 7 7 3 2 1 9 3 2 E + 0 2  
- 0 . 7 7 6 1 0 1 3 6 E + 0 2  
- 0 . 7 7 8 9 2 3 0 4 E + 0 2  
- 0 . 7 8 1 6  8 6 6 7 E  + 02  
- 0 . 7  8 4 3 9 4 4  0E + 0 2  
- 0 . 7 8 7 0 4 8 2 7 E + 0 2  
- 0 . 7 8 9 6 5 0 2 9 E + 0 2  
- 0 . 7 9 2 2 0 2 3 0 E + 0 2  
- 0 . 7 9 4 7 0 6 1 2 E + 0 2  
- 0 . 7  9 7 1 6 3 4 2 E + 0 2  
- 0 . 7 9 9 5 7  5 84 E + 0 2  
- 0 . 8 0 1 9 4 4  9 4 E  + 0 2  
- 0 . 8 0 4 2 7 2 2 1 E + 0 2  
- 0 . 8 0 6 5 5 9 0 6 E + 0 2  
- 0 • 8 0  8 8 0 6  8 3 E  + G2 
- 0 . 8 1 1 0 1 6 S 3 E + 0 2  
- 0 . 8 1 3 1 9 0 3 1 E + 0 2  
-  0 • 8 1 5 3 2 84 4 E + 0 2 
- 0 . 8 1 7 4 3 2 3 7 E + 0 2  
- 0 . 8 1 9 5 0 3 1 8 E + 0 2  
- 0 . 8 2 1 5 4 1 9 4 E + 0 2  
- 0 . 8 2 3 5 4 9 6 1 E + 0 2  
- 0 . 8 2 5 5 2 7 1 9 E + 0 2  
- 0 . 8 2 7 4 7 5 5 8 E + 0 2  
- 0 . 8 2 9 3 9 5 6 7 E + 0 2  
- 0 . 8 3 1 2 8 8 3 2 E + 0 2  
- 0 . 8 3 3 1 5 4 3 3 E + 0 2  
- 0 • 8 3 4  9 9 4 4  9E + 02  
- 0 . 8 3 6 8 0 9 5 6 E + 0 2  
- 0 . 8 3 8 6 0 0 2 6 E + 0 2  
- 0 . 8 4 0 3 6 7 3 0 E + 0 2  
- 0 . 8 4 2 1 1 1 3 4 E + 0 2
Figure 36 (d)
T-1609 1 0 1
u (rad/sec)
0 . 1 0 0 0 0 0 0 0 E + 0 6  
0 .  1 1 0 0 0 0 0  OE + 06  
0 . 1 2 0 0 0 0 0 0 E + 0 6  
0 . 1 3 0 0 0 0 0 0 E + 0 6  
0 . 1 4 0 0 0 0 0 0 E + 0 6  
0 . 1 5 0 0 0 0 0 0 E + 0 6  
0 . 1 6 0 0 0 0 0 0 E + 0 6  
0 . 1 7 0 0 0 0 0 0 E + 0 6  
0 . 1 8 0 0 0 0 0 0 E + 0 6  
0 . 1 9 0 0 0 0 0 0 E + 0 6  
0 • 2 0 0 0 0 0 0 Q E + 0 6  
0 . 2 1 0 0 0 0 0 0 E + 0 6  
0 . 2 2 0 0 0 0 0 0 E + 0 6  
0 . 2 3 0 0 0 0 GOE+Oo 
0 • 2 4 0 0 0 0 0 0 E + 0 6  
Q . 2 5 0 0 0 0 0 0 E + 0 6  
0 . 2 6 0 0 0 0 Q 0 E + 0 6  
0 . 2 7 0 0 0 0 0 0 E + 0 6  
0 • 2 8 0 0 0 0 0 0 E + 0 6  
0 • 2 9 0 0 0 0 0 0 E + 0 6  
0 . 3 0 0 0 0 0 0 0 E + 0 6  
0 • 3 1 0  0 0 0 0 OE + 06 
0 • 3 2 0 0 0 0 0 0 E + 06  
0 • 3 3 0 0 0 0 0 0 E + 06  
0 • 3 4 0 0 0 0 0 OE+ 0 6  
0 • 3  5 0 0 0 0 0 OE + 0 6 
0 . 3 6 0 0 0 0 0 0 E + 0 6  
0 • 3 7 0 0 0 0 0 0 E + 06 
0 * 3  8 0 0 0 0 0 0 E + 0 6  
0 • 3 9 0 0 0 0 0 0 E + 0 6  
0 . 4 0 0 0 0 0 0 0 E + 0 6  
0 * 4 1 0 0 0 0 0 0 E + 0 6  
U . 4 2 0 0 0 0 0 0 E + 0 6  
0 . 4 3 0 0 0 0 0 0 E + 0 6  
0 . 4 4 0 0 0 0 0 0 E + 0 6  
0 • 4 5 0 0 0 0 0 0 E + 0 6  
0 . 4 6 0 0 0 0 0 0 E + 0 6  
0 . 4 7 0 0 0 0 0 0 E + 0 6  
0 . 4 8 0 0 0 0 0 0 E + 0 6  
0 . 4 9 0 0 0 0 0 0 E + 0 6  
0 • 5 0 0 0 0 0 0 0 E + 0 6  
0 . 5 1 0 0 0 0 0 0 E + 0 6  
0 . 5 2 0 0 0 0 0 0 E + 0 6  
0 . 5 3 0 0 0 0 0 0 E + 0 6  
0 • 5 4 0 0 0 . 0 0 0 E  + 06
0 . 1 8 9 5 7 1 6 0 E + 0 0  
0 * 1 7 3 0 6 3 6 5 E + 0 0  
0 . 1 5 9 2 1 0 6 7 E + 0 0  
0 . 1 4 7 4 2 9 8 4 E + 0 0  
0 .  1 3 7 2 9 5 5  8E + 0 0  
0 . 1 2 8 4  9 0 4  0 E + 0 0  
0 . 12077 284E + 00 
0 . 1 1 3 9 5 6 2 0 E + 0 0  
0 . 1 07  8 9 3 9 5 E + 0 0  
0 .  1 0 2 4 6  9 5 0 E  + 0 0  
0 . 9 7 5 8 8 9 7  I E - 0 . 1  
0 . 9 3 1 7 5 9 5 9 E - 0 1  
0 . 8 9 1 6 7 6 5 6 E - 0 1 
0 . 8 5 5 1 1 9 6 2 E - 0 1  
0 . 8 2 1 6 5 3 0 7 E - 0 1  
0 . 7  9 0 9 0 9 8 0 E - 0 1 
0 . 7 6 2 5 7 8 2 6 E - 0 1 
0 . 7  3 6 3 9 2 4 9 E - 0 1 
0 . 7 1 2 1 2 3 9 3 E - 0 1 
0 . 6 8 9 5 7 5 2 3 E - 0 1 
0 . 6 6 8 5 7 5 0 2 E - 0 1  
0 . 6 4  8 9 7  3 8  OE- 0 1  
0 . 6 3 0 6 4 0 5 5 E - 0 1 
0 . 6 1 3 4 5 9 9 9 E - 0 1  
0 . 5 9 7 3 3 0 2 6 E - 0 1  
0 • 5 8 2 1 6 1 0 9 E - 0 1 
0 . 5 6 7  8 7 2 0 9 E - 0 1 
0 . 5 5 4 3 9 1 5 4 E - 0 1 
0 . 5 4 1 6 5 5 1 7 E - 0 1  
0 • 5 2 9 6 0 5 2 9 E - 0 1 
0 . 5 1 8 1 8 9 8 9 E - 0 1 
0 . 5 0 7 3 6 2 0 8 E - 0 1  
0 . 4 9 7 0 7 9 3  1 E - 0 1 
0 . 4  87 3 0  3 0 4 E - 0 1 
0 . 4 7 7  9 9 8 2 0 E - 0 1 
0 . 4 6 9 1 3 2 7  8 E - 0 1 
0 . 4 6 0 6 7 7 5 8 E - 0 1 
0 . 4 5 2 6 0 5 8 7 E - 0 1  
0 • 4 4 4  8 9 3 1 2 E - 0 1 
0 . 4  3 7 5 1 6 7  9 E - 0 1 
0 . 4 3 0 4 5 6 1 8 E - 0 1 
0 . 4 2 3 6 9 2 1 6 E - 0 1  
0 . 4 1 7 2 0 7 0 8 E - 0 1 
0 . 4 1 0 9 8 4 6 5 E - 0 1 
0 . 4 0 5 0 0 9 7 4 E - 0 1
6 (deg)
- 0 . 8 4 3 & 3 3 0 3 E + 0 2  
- 0 . 8 5 9 9 4 7 0 2 E + 0 2  
- 0 . 8 7 4 3 8 8 1 3 E + 0 2  
- 0 . 8 8 7 5 2 2 9 6 E + 0 2  
- 0 . 8 9 9 6 1 7 3 1 E + 0 2  
0 . 8 8 9 1 3 1 7 6 E + 0 2  
0 . 8 7 8 5 7 5 1 6 E + 0 2  
0 . 8 6 8 5 9 8 2 8 E + 0 2  
0 . 8 5 9 1 1 1 6 4 E + 0 2  
0 . 8 5 0 0 4 4 3 7 E + 0 2  
0 . 8 4 1 3 3 9 7 8 E + 0 2  
0 . 8 3 2 9 5 1 9 2 E + 0 2  
0 . 8 2 4 8 4 3 3 1 E + 0 2  
0 . 8 1 6 9 8 3 0 0 E + 0 2  
0 . 8 0 9 3 4 5  3 2 E + 0 2  
0 • 8 0 1 9 0  87 8E + 0 2  
0 . 7 9 4 6 5 5 2 6 E + 0 2  
6 • 7  8 7 5 6  94 0 E + 02  
0 . 7 8 0 6 3 8 1 5 E + 0 2  
0 . 7  7 3 8 5 0 2 9 E  + 02  
0 . 7 6 7 1 9 6 1 9 E + 0 2  
0 . 7 6 0 6 6 7 4  8E + 0 2  
0 • 7 5 4 2  5 & 9 2 E + 0 2  
0 . 7 4 7 9 5 8 1 5 E + 0 2  
0 . 7 4  17 6 5 6 7 E + 0 2  
0 . 7 3 5 6 7 4 5 6 E + 0 2  
0 . 7 2 9 6 8 0 5 3 E + 0 2  
0 . 7 2 3 7 7 9 7 3 E + 0 2  
0 . 7 1 7 9 6 8 7 7 E + 0 2  
0 . 7 1 2 2 4 4 5 8 E + 0 2  
0 • 7 0 6 6 0 4 4  3 E + 0 2  
0 . 7 0 1 0 4 5 8 7 E + 0 2  
0 . 6 9 5 5 6 6 6 4 E + 0 2  
0 . 6 9 0 1 6 4 7 3 E + 0 2  
0 . 6 8 4 8 3 8 2 9 E + 0 2  
0 . 6 7 9 5 8 5 6 1 E + 0 2  
0 . 6 7 4 4 0 5 1 2 E + 0 2  
0 . 6 6 9 2 9 5 4 0 E + 0 2  
0 • 6 6 4 2 5 5 0 8 E + 0 2  
0 . 6 5  92  8 2 9 3 E + 0 2  
0 . 6 5 4 3 7 7 7  8E + 0 2  
Q • 6 4 9 5 3 8 5 0 E + 0 2  
Q . 6 4 4 7 6 4 0 8 E + 0 2  
6 . 6 4 0 0 5 3 5 2 E + 0 2  
0 • 6 3 5 4 0 5 8 7 E + 0 2
Figure 36 (e)
T-1609 1 0 2
a) (rad/sec)
0 • 5 5 0 0 0 0 0 0 E + 0 6  
0 . 5 6 0 0 0 0 0 0 E + 0 6  
0 • 5 7  0 0 0 0 0 0 E  + 06  
0 . 5 8 0 0 0 0 0 0 E + 0 6  
0 . 5 9 0 0 0 0 0 0 E + 0 6  
0 . 6 0 0 0 0 0 0 0 E + 06  
0 . 6 1 0 0 0 0 0 0 E + 0 &  
0 . 6 2 0 0 0 0 0 0 S + 0 6  
0 . 6 3 0 0 0 0 0 OE+ 0 6  
0 • 6 4  0 0 0 0 0 0 E + 0 6  
0 • 6 5 0 0 0 0 0 0 E + 0 6  
0 . 6 6 0 0 OOOOE+d6 
0 • 6 7 0 0 0 0 0 0 E + 0 6  
0 . 6  8 0 0 0 0 OOE + Oo 
0 . 6 9 0 0 0 0 0 0 E + 0 6  
0 • 7  0 0 0 0 0 0 OE+ 06  
0 . 7 1 0 0 0 0 0 0 E + 0 6  
0 • 7 2 0 0 0 0 0 0 E + 0 6  
0 . 7 3 0 0 0 0 0 0 E + 0 6  
0 . 7 4 0 0 0 0 0 0 E + 0 6  
0 . 7 5 0 0 0 0 0 0 E + 0 6  
0 • 7 6  0 0 0 0 0  0E + 06  
0 . 7 7 0 0 0 0 0 0 E + 06 
0 . 7  8 0 0 0 0 0 0 E  + 06  
0 . 7 9 0 0 0 0 0 0 E + 0 6  
O . 8 0 0 0 0 0 0 0 E + 0 6  
0 . 8 1 0 0 0 0 0 0 E + 0 6  
0 . 8 2 0 0 0 0 0 0 E + 0 6  
0 . 8 3 0 0 0 0 0 0 E + 0 6  
0 . 8 4 0 0 0 0 0 0 E + 0 6  
0 . 8 5 0 0 0 0 0 0 E + 0 6  
0 • 8 6 0 0 0 0 0 0 E + 0 6  
0 . 8 7  0 0 0 0 0 0 E  + 06  
0 . 8 8 0 0 0 0 0 0 E + 0 6  
0 . 8 9 0 0 0 0 0 0 E + 0 6  
0 . 9 0 0 0 0 0 0 0 E + 0 6  
0 . 9 1 0 0 0 0 0 OE+ 0 6  
0 . 9 2 0 0 0 0 0 0 E + 0 6  
0 . 9 3 0 0 0 0 0 0 E + 0 6  
0 • 9 4 0 0 0 0 OOE+Oo 
0 . 9 5 0 0 0 0 0 0 E + 0 6  
0 . 9 6 0 0 0 0 0 0 E + 0 6  
0 . 9 7 0 0 0 0 0 0 E + 0 6  
0 . 9 8 0 0 0 0 0 0 E + 0 6  
0 . 9 9 0 0 0 0 0 0 E + 0 6
0 .  3 9 9 2 6 8 3 3 E - 0 1 i  
0 . 3 9 3 7 4 7 4 3 E - 0 1  
0 • 3 8 8 4 3 4 9 3 E - 0 1 
0 . 3 8 3 3 1 9 5 7 E - 0 1  
0 . 3 7 8 3 9 0 8 6 E - 0 1 
0 . 3 7 3 6 3 8 9 8 E- 0 1  
0 • 3 6 9 0 5 4 8 O E - O 1 
0 • 3 6 4 6 2  9 7 4 E - 0 1 
0 . 3 6 0 3 5 5  8 O E - O 1 
0 • 3 5 6 2 2 5 4 5 E - 0 1 
0 . 3 5 2 2 3 1 6 6 E - 0 1  
0 . 3 4 8 3 6 7 8 1 E - 0 1 
0 • 3 4 4  6 2 7  6 7 E - 0 1 
0 • 3 4 1 0 0 5 4 O E - O 1 
0 • 3 3 7 4 9 5 4 9 E - 0 1 
0 • 3 34 0 9 27 5E -  0 1 
0 . 3 3 0 7 9 2 2 8 E - 0 1 
0 . 3 2 7 5 8 9 4 7 E - 0 1  
0 • 3 2 4 4 7 9 9 7 E - 0 1 
0 . 3 2 1 4 5 9 6 3 E - 0 1 
0 . 3 1 8 5 2 4 5 6 E - 0 1 
0 . 3 1 5 6 7 1 0 8 E - 0 1  
0 . 3 1 2 8 9 5 7 0 E - 0 1 
0 . 3 1 0 1 9 5 0 9 E - 0 1  
0 . 3 0 7 5 6 6 1  1 E - 0 1 
0 . 3 0 5 0 0 5 7  9 E - 0 1 
0 . 3 0 2 5 1 1 3 O E - O 1 
0 . 3 0 0 0 7 9 9 6 E - 0 1  
0 . 2 97 7 0 9 2 0 E - 0 1 
0 • 2 9 5  3 9 6 6 O E - O 1 
0 . 2 9 3 1 3 9 8 4 E - 0 1 
0 . 2 9 0 9 3 6 7 4 E - 0 1  
0 . 2 8 8 7 8 5 1 9 E - 0 1 
0 . 2 8 6 6 8 3 1 9 E - 0 1  
0 • 2 84  6 2 8 84 E -  0 1 
0 . 2 8 2 6 2 0 3 4 E - 0 1 
0 • 2 8 0 6 5 5 9 3 E - 0 1 
0 . 2 7 8 7 3 3 9 7 E - 0 1 
0 . 2 7 6 8 5 2 8 9 E - 0 1  
0 . 2 7 5 0 1 1 1 3 E - 0 1  
0 . 2 7 3 2 0 7  3 8 E - 0  1, 
0 . 2 7 1 4 4 0 1 2 E - 0 1  
0 . 2 6 9 7 0 8 0 9 E - 0 1 
0 . 2 6 8 0 1 0 0 2 E - 0 1  
0 . 2 6 6 3 4 4 6 9 E - 0 1
6  (deg)
0 . 6 3 0 8 2 0 2 5 E + 0 2  
0 . 6 2 6 2 9 5 8 0 E + 0 2  
0 . 6 2 1 8 3 1 6 7 E + 0 2  
0 . 6 1 7 4 2 7 0 8 E + 0 2  
0 . 6 1 3 0 8 1 2 5 E + 0 2  
0 • 6  0 8 7  9 3 4  3E + 0 2  
0 . 6 0 4 5 6 2 8 9 E + 0 2  
0 . 6 0 0 3 8 8 9 1 E + 0 2  
0 . 5 9 6 2 7 0 8 1 E + 0 2  
0 . 5 9 2 2 0 7 8 9 E + 0 2  
0 . 5 8 8 1 9 9 4 8 E + 0 2  
0 . 5  8 4 2 4 4  9 4 E  + 0 2  
0 . 5 8 0 3 4 3 6 0 E + 0 2  
0 . 5 7 6 4 9 4 8 5 E + 0 2  
0 • 5 7 2 6 9 8 0 4 E + 0 2  
0 . 5 6 8 9 5 2 5 5 E + 0 2  
0 . 5 6 5 2 5 7 7 7 E + 0 2  
0 . 5 6 1 6 1 3 1 2 E + 0 2  
0 . 5 5 8 0 1 7 9 5 E + 0 2  
0 . 5 5 4 4 7 1 7 2 E + 02  
0 • 5 5  0 9 7  3 8 0 E  + 02  
0 . 5 4 7 5 2 3 6 4 E + 0 2  
0 . 5 4 4 1 2 0 6 4 E + 0 2  
0 . 5 4 0 7 6 4 2 5 E + 0 2  
0 • 5 3 7 4 5 3 8 9 E + 0 2  
0 • 5 3 4 1 8 9 0 1 E + 0 2  
0 . 5 3 0 9 6 9 0 6 E + 0 2  
0 . 5 2 7 7  9 3 4  8E + 02  
0 . 5 2 4 6 6 1 7 3 E + 0 2  
0 . 5 2 1 5 7 3 2 6 E + 0 2  
0 . 5 1 8 5 2 7 5 6 E + 0 2  
0 . 5 1 5 5 2 4 0 7 E + 0 2  
0 . 5 1 2 5 6 2 2 8 E + 0 2  
0 . 5 0 9 6 4 1 6 8 E + 0 2  
0 . 5 0 6 7 6 1 7 3 E + 0 2  
0 . 5 0 3 9 2 1 9 5 E + 0 2  
0 . 5 0 1 1 2 1 8 1 E + 0 2  
0 . 4 9 8 3 6 0 8 2 E + 0 2  
0 . 4 9 5 6 3 8 4 9 E + 0 2  
0 . 4 9 2 9 5 4 3 2 E + 0 2  
0 . 4 9 0 3 0 7 8 3 E + 0 2  
0 . 4 8 7 6 9 8 5 4 E + 0 2  
0 . 4 8 5 1 2 5 9 9 E + 0 2  
0 . 4  8 2 5  8 9 6  8E + 0 2  
0 . 4  8 0 0 ^ 9 1 7 E + 0 2
Figure 36 ( f )
T-1609 103
a) (rad/sec)
o . 100 0 0 0 0 0 6 + 0 7
0 .  1 1 0 0 0 0 0 0 6 + 0 7  
0 .  1 2 0 0 0 0 0 0 6 + 0 7  
0 .  1 3 0 0 0 0 0 0 6 + 0 7  
0 .  1 4 0 0 0 0 0 0 6 + 0 7  
0 . 1 5 0 0 0 0 0 0 6 + 0 7  
0 . 1 6 0 0 0 0 0 0 6 + 0 7  
0 .  1 7 0 0 0 0 0 0 6 + 0 7  
0 .  1 8 0 0 0 0 0 0 6 + 0 7  
0 . 1 9 0 0 0 0 0 0 6 + 0 7  
0 . 2 0 0 0 0 0 0 0 6 + 0 7  
0 . 2 1 0 0 0 0 0 0 6 + 0 7  
0 . 2 2 0 0 0 0 0 0 6 + 0 7  
0 . 2 3 0 0 0 0 0 0 6 + 0 7  
0 . 2 4 0 0 0 0  0 0 6  + 0 7 
0 . 2 5 0 0 0  0 0 0 6 + 0 7  
0 . 2 6  0 0 0 0 0 0 6 + 0 7  
0 . 2 7 0 0 0 0 0 0 6 + 0 7  
0 .  2 8 0 0 0 0 0 0 6  + 07° 
0 . 2 9 0 0 0 0 0 0 6 + 0 7  
0 . 3 0 0 0 0 0  00c.  + 07 
0 . 3 1 0 0 0 0 0 0 E + 0 7  
O'. 3 2 0 0 0 0 0 0 6 + 0  7 
0 . 3 3 0 0 0 0 0 0 6 + 0 7  
0 . 3 4 0 0 0 0 0 0 6 + 0 7  
0 . 3 5 0 0 0 0 0 0 6 + 0 7  
0 . 3 6  0 0 0 0 0 0 E + 0 7  
0 . 3 7  0 0 0 0 0 0 6 + 0 7  
0 . 3 8 0 0 0 0 0 0 6 + 0 7  
0 • 3 9 0 0 0 0 0 0 E + 0 7  
0 . 4 0 0 0 0 0 0 0 E + 0 7  
0 . 4 1 0 0 0 0 0 0 6 + 0 7  
0.. 4 2 0 0 0 0 0 0 6  + 07 
0 . 4 3 0 0 0 0 0 0 6 + 0 7  
0 . 4 4 0 0 0 0 0 0 E + 0 7  
0 • 4 5 0 0 0 0 0 0 E  + 07  
0 . 4 6 0 0 0 0 0 0 6 + 0 7  
0 . 4 7 0 0 0 0 0 0 6 + 0 7  
0 . 4  8 0 0 0 0 0 0 E  + 07 
0 . 4  9 0 0 0 0 0 0 E + 0 7  
0 . 5 0 0 0 0 0 0 0 E + 0 7  
0 . 5 1 0 0 0 0 0 0 E + 0 7  
0 • 5 2 0 0 * 0 0 0 0E + 07  
0 .  5 3 0 0 0 0 0 0E + 07 
0 . 5 4 0 0 0 0 0 0 E  + 07
0 . 2 6 4 7 1 0 9 7 E - 0 1  
0 . 2 4 9 8 8 8 9 1 E - 0 1  
0 . 2 3 7 2 D 2 3 4 E - 0 1 
0 . 2 2 6 1 9 7 2 7 E - 0 1  
0 . 2 1 6 3 0 9 3 1 E - 0 1  
0 . 2 0 7 2 9 8 7 4 E - 0 1 
0 . 1 9 8 9 5 9 9 8 E - 0 1 
0 . 1 9 1 1 4 5 5 2 E - 0  1 
0 .  1 8 3 7 4  86 9 E - 0 1 
0 .  1 7 6 6 9  19 0 E - 0  1 
0 . 1 6 9 9 1 8 6 2 E - 0  1 
0 .  1 6 3 3 8 7 6 1 E - 0  1 
0 . 1 5 7 0 6 8 8 7 E - 0 1  
0 .  1 5 0 9 4 0 7  2 E - 0 1 
0 .  1 4 4 9 8 7  5 6 E - 0 1 
0 . 1 3 9 1 9 8 3 5 E - 0 1 
0 • 1 3 3 5 6 5 3 5 E - 0 1 
0 . 1 2 8 0 8 3 3 2 E - 0 1 
0 . 1 2 2 7 4 8 7 7 E - 0 1 
0 .  1 17 5 5  9 5 2 E - 0 1 
0 . 1 1 2 5  14 3  3 E - 0 1 
0 . 1 0 7 6 1 2 6 1 E - 0 1 
0 .  102 8 5 4 2 4 E - 0 i 
0 . 9 8 2 3 9 4 1 6 E - 0 2  
0 . 9 3 7 6 8 5 9 2 E - 0 2  
0 . 8 9 4 4 2 3 8 1 E - 0 2  
0 . 8 5 2 6 1 5 5  I E - 0 2  
0 . 8 1 2 2 7 0 0 0 E - 0 2  
0 . 7 7 3 3 9 7 7  3 E - 0  2 
0 . 7 3 6 0 1 0 7 4 E - 0 2  
0 . 7 0 0  1 2 2 9 1 E - 0 2  
0 . 6 6 5 7 5 0 3  I E - 0 2  
0 . 6 3 2 9 1 1 5 7 E - 0 2  
0 . 6 0 1 6 2 8 2 2 E - 0 2  
0 . 5 7  1 9 2 4 9  I E - 0 2  
0 .  5 4 3 8 2 9 6 5 c , - 0 2  
0 . 5 1737  3 8 1 E - 0 2  
0 . 4 9 2 5 9 1 7 9 E - 0 2  
0 . 4 6 9 5 2 0 5  8 E - 0  2 
0 . 4 4 o l 9 8 6 4 E - 0 2  
0 . 4 2 8 6 6 4 4 5 E - 0 2  
0 . 4 1 0 9 5 4 3 3 E - 0 2  
0 . 3 9 5  0 9 9 8 9 E - 0 2  
0 . 3 8 1  1 2 4 7  I E - 0 2  
0 . 3 6 9 0 4 0 9 6 E - 0 2
« (deg)
0 . 4 7 7 6 2 4 0 0 E + 0 2  
0 . 4 5 4 8 1 8 5  8E + 0 2  
0 . 4 3 5 0 8 1 4 6 6 + 0 2  
0 . 4 1 8 0 4 0 6 9 E  + 0 2  
0 . 4 0 3 3 7 3 9 2 6  + 0 2  
0 • 3 9 0 8 0 4 3 9 E + 0 2  
0 . 3 8 0 0 9 5 9 3 E + 0 2  
0 . 3 7 1 0 4 8 0 9 E + 0 2  
0 . 3 6 * 3 4 9  1 3 7 E  + 02  
0.357282936+02 
0 . 3 5 2 3 0 3 0 0 6 + 0 2  
0 . 3 4 8 4 5 1 5 4 6 + 0 2  
0 • 3 4 5 6 4 5 6 7 6 + 0 2  
0 . 3 4 3 8 1 7 3 4 6 + 0 2  
0 . 3 4 2 9 1 1 5 6 6 + 0 2  
0 . 3 4 2 8 8 4 7 8 6 + 0 2  
0 . 3 4 3 7 0 3 7 1 6 + 0 2  
0 . 3 4 5 3 4 4 3 6 6 + 0 2  
0 . 3 4 7  7 9 1 1 8 6 + 0 2  
0 * 3 5 1 0 3 6 5 3 E + 0 2  
0 . 3 5 5 0 8 0 1 9 6 + 0 2  
0 . 3 5 9 9 2 9 0 8 6 + 0 2  
0 . 3 6 5 5 9 6 9 9 6 + 0 2  
0 . 3 7 2  1 0 4 5 6 6 + 0 2  
0 . 3 7 9 4 7 9 1 7 6 + 0 2  
0 . 3 8 7 7 5 5 0 0 6 + 0 2  
0 . 3 9 6 9 7 3 0 2 6 + 0 2  
0 . 4 0 7 1 8 1 1 0 6 + 0 2  
0 . 4  1 8 4 3 4 0 2 6 + 0 2  
0 . 4 3 0 7 9 3 3 5 6 + 0 2  
0 . 4 4 4 3 2 7 3 3 E + 0 2  
0 . 4 5 9 1 1 0 4 0 6 + 0 2  
0 . 4 7 5 2 2 2 3 8 6 + 0 2  
0 . 4 9 2 7 4 7 4 0 6 + 0 2  
0 . 5 1 1 7 7 1 9 3 6 + 0 2  
0 . 5 3 2 3 8 2 2 7 6 + 0 2  
0 . 5 5 4 6 6 0 9 2 6 + 0 2  
0 . 6 7 8 6 8 1 8 1 6 + 0 2  
0 * 6 0 4 5 0 4 3 8 6 + 0 2  
0 . 6 3 2 1 6 6 1 0 6 + 0 2  
0 . 6 6 1 6 7 4 3 2 6 + 0 2  
0 . 6 9 2 9 9 7 0 8 E + 0 2  
0 . 7 2 6 0 5 4 5 2 E + 0 2  
0 . 7 6 0 7 1 1 4 5 E + 0 2  




0 . 5 5 0 0 0 0 0 0 E + 0 7  
0 . 5 6 0 0 0 0 0 0 E + 0 7  
0 . 5 7 0 0 0 0 0 0 E + 0 7  
0 . 5 8 0 0 0 0 0 0 E + 0 7  
0 • 5  9 0 0 0 0 0 0 E  + 07  
0 . 6 0 0 0 0 0 0 0 E + b 7  
0 . 6 1 0 0 0 0 0 0 E + 0 7  
0 . 6 2 0 0 0 0 0 0 E + 0 7  
0 . 6 3 0 0 0 0 0 0 E + 0 7  
0 . 6 4 0 0 0 0 0 0 E + 0 7  
0 • 6 5 0 0 0 0 0 0 E  + 07 
0 • 6 6 0 0 0 0 0 OE + 0)7 
0 . 6 7 G 0 0 0 0 0 E + 0 7  
0 • 6  8 0 Q 0 0 Q 0 E + 0 7  
0 . 6 9 0 0 0 0 0 0 E + 0 7  
0 . 7 0 0 0 0 0 0 0 E + 0 7  
0 . 7 1 0 0 0 0 0 0 E + 0 7  
0 . 7  2 0 0 0 0 0 0 E + 0 7  
0 . 7 3 0 0 0 0 0 0 E + 0 7  
0 . 7 4 0 0 0 0 0 0 E + 07  
0 . 7 5 0 0 0 0 0 0 E + 0 7  
0 . 7 6 0 0 0 0 0 0 E + 0 7  
0 . 7 7 0 0 0 0 0 0 E + 0 7  
0 . 7  8 0 0 0 0 0 0 E  + 07 
0 . 7  9 0 0 0 0 0 0 E  + 07  
0 . 8 0 0 0 0 0 0 0 E + 0 7  
0 . 8 1 0 0 0 0 0 0 E + 0 7  
0 . 8 2 0 0 0 0 0 0 E + 0 7  
0 . 8 3 0 0 0 0 0 0 E + 0 7  
0 . 8 4 0 0 0 0 0 0 E + 0 7  
0 . 8 5 0 0 0 0 0 0 E + 0 7  
0 • 8 6  0 0 0 0 0 0 E  + 07  
0 . 8 7 0 0 0 0 0 0 E + 0 7  
0 . 8 8 0 0 0 0 0 0 E + 0 7  
0 . 8 9 0 0 0 0 0 0 E + 0 7  
0 . 9 0 0 0 0 0 0 0 E + 0 7  
0 . 9 1 0 0 0 0 0 0 E + 0 7  
0 . 9 2 0 0 0 0 0 0 E + 0 7  
0 . 9 3 0 0 0 0 0 0 E + 0 7  
0 . 9 4 0 0 0 0 0 0 E + 0 7  
0 . 9 5 0 0 0 0 0 0 E + 0 7  
0 . 9 6 0 0 0 0 0 0 E + 0 7  
0 . 9 7 0 0 0 0 0 0 E + 0 7  
0 . 9 8 0 0 0 0 0 0 E + 0 7  
0 . 9 9 0 0 0 0 0 0 E + 0 7
0 .  3 5 8 8 4 5 8 4 E - 0 2 ;  
0 . 3 5 0 5 1 8 5 7 E - 0 2  
0 . 3 4 4 0 1 8 1 7 E - 0 2  
0 . 3 3 9 2 8 2 5 9 E - 0 2  
0 . 3 3 6 2 2 9 1 8 E - 0 2  
0 . 3 3 4 7 5 7 0 2 E - 0 2  
0 . 3 3 4 7 5 0 2 1 E - 0 2  
0 . 3 3 6 0 8 2 1  BE - 0 2  
0 . 3 3 8 6 2 0 4 0 E - 0 2  
O'. 3 4 2 2 3 0 8 4 E - 0 2  
0 . 3 4 6 7 8 1 8 7 E - 0 2  
0 . 3 5 2 1 4 7 4 3 E - 0 2  
0 . 3 5 8 2 0 9 3 9 E - 0 2  
0 . 3 6 4  85  8 8 9 E - 0 2  
0 . 3 7 1 9 9 7  2 2 E - 02  
0 . 3 7 9 5 3 5 6 6 E - 0 2  
0 . 3 8 7 3 9 6 3 1 E - 0 2  
0 . 3 9 5 5 0 9 5  I E - 0 2  
0 . 4 0 3 8 1 5 1 5 E - 0 2  
0 . 4 1 2 2 6 0 9 4 E - 0 2  
0 . 4 2 0 8 0  1 7 0E - 0 . 2  
0 . 4 2 9 3 9 8 5 9 E - 0 2  
0 . 4 3 8 0 1 8 4 3 E - 0 2  
0 . 4 4 6 6 3 2 8 9 E - 0 2  
0 . 4 5 5 2 1 8 0 0 E - 0 2  
0 • 4 6 3 7 5 3 5 OE- 0 2  
0 . 4  7 2 2 2 2  3 OE- .02 
0 . 4 8 0 6 1 0 2  I E - 0 2  
0 . 4 8 8 9 0 5 3 6 E - 0 2  
0 . 4 9 7 0 9 8 0 3 E - 0 2  
0 . 5 0 5 1 8 0 2 7 E - 0 2  
0 . 5 1 3 1 ' 4  5 6 4 E - 0 2  
0 .  5 2 0 9 . 8 9  1 3 E - 0 2  
0 . 5 2 8 7  0 6  7 6 E - 0 2  
0 . 5 3 6 2 9 5 5 9 E - 02  
0 • 5 4 3 7 5 3 5 2 E - 0 2  
0 . 5 5 1 0 7 9 1 3 E - 0  2 
0 . 5 5 8 2 7 1 7 0 E - 0 2  
0 . 5 6 5 3 3 0 9 5 E - 0 2  
0 . 5 7 2  2 5 7 0 6 E - 0 2  
0 • 5 7 9 0 5 0 6 5 E - 02  
0 . 5 8 5 7 1 2 5 9 E - 0 2  
0 • 5 9 2 2 4 4  0 5 E - 0 2  
0 . 5 9 8 6 4 6 4 6 E - 0 2  
0 . 6 0 4 9 2 1 4 0 E - 0 2
6 (deg)
0 . 8 3 3 9 8 6 0 9 E + 0 2
0 .  8 7 2 0 4 - 2 3 7 H  + 02  
- 0 . 8 8 9 4 0 6 9 4 E + 0 2  
- 0 . 8 5 0 7 3 5 5 6 E + 0 2  
- 0 . 8 1 2 3 2 1 3 0 E + 0 2  
- 0 . 7 7 4 5 2 5 3 0 E + 0 2  
- 0 . 7 3 7 6 7 3 0 8 E + 0 2  
- 0 . 7 0 2 0 4 0 5 9 E + 0 2  
- 0 . 6 6 7  84 5 6 6 E + 0 2 
- 0 . 6 3 5 2 4 5 7 1 E + 0 2  
- 0 . 6 0 4 3 4 0 3 5 E + 0 2  
- 0 . 5 7 5 1 7  7 5 4 £  + 0 2  
- 0 . 5 4 7 7 6 1 9 3 E + 0 2  
- 0 . 5 2 2 0 6 3 6 8 E + 0 2  
- 0 . 4 9 8 0 2 7 3 3 E + 0 2  
- 0 . 4 7 5 5 7  9 4 2 E  + 02  
- 0  . 4 5 4 6 3 5 0 8 E  + 0 2  
- 0 . 4 3 5 1 0 3 1 2 E + 0 2  
- 0 . 4 1 6 8 9 0 1 5 E + 0 2  
- 0 . 3 9 9 9 0 3 4 2 E + 0 2  
- 0 . 3 8 4 0 5 2 8 5 E + 0 2  
- 0 . 3 6 9 2 5 2 4 9 E + 0 2  
- 0 . 3 5 5 4 2 1 2 2 E + 0 2  
- 0 . 3 4 2 4 8 3 1 7 E + 0 2  
- 0 . 3 3 0 3 6 8 0 0 E + 0 2  
- 0 . 3 1 9 0 1 0 7 6 E + 0 2  
- 0 . 3 0 8 3 5 1 6 6 E + 0 2  
- 0 . 2 9 8 3 3 5 8 9 E + 0 2  
- 0 . 2 8 8 9 1 3 3 1 E + 0 2  
- 0 . 2 8 0 0 3 8 0 4 E + 0 2  
- 0 . 2 7 1 6 6  8 2 3 E  + 02  
- 0 . 2 6 3 7 6 5 6 9 E + 0 2  
- 0 . 2 5 6 2 9 5 4  8E + 0 2  
- 0 . 2 4 9 2 2 5 7 7 E + 0 2  
- 0 • 2 4  2 5 2  74  8 E + 0 2  
- 0 . 2 3 6 1 7 4 0 2 E + 0 2  
- 0 . 2 3 0 1 4 1 0 8 E + 0 2  
- 0 . 2 2 4 4 0 6 3 9 E + 0 2  
- 0 . 2 1 8 9 4 9 6 1 E + 0 2  
- 0 . 2 1 3 7 5 2 0 3 E + 0 2  
- 0 . 2 0 8 7 9 6 5 0 E + 0 2  
- 0 • 2 0 4 0 6 7 2 6 E + 0 2  
- 0 .  1 9 9 5 4  9 8 1 E + 0 2  
- 0 . 1 9 5 2 3 0 8 2 E + 0 2  




0 . 1 0 0 0 0 0 0 0 E + 0 8  
0 . 1 1 0 0 0 0 0 0 E + 0 8  
0 . 1 2 0 0 0 0 0 0 E  + 0 8 
O'. 1 3 0 0 0 0 0 0 E  + 08  
0 . 1 4 0 0 0 0 0 0 E + 0 8  
0 . 1 5 0 0 0 0 0 0 E + 0 8  
0 .  1 6 0 0 0 0 0 0 E  + 08  
0 . 1 7 0 0 0 0 0 0 E + 0 8  
O'. 1 8 0 0 0 0 0 0 E + 0  8 
0 . 1 9 0 0 0 0 0 0 E + Q  8 
0 . 2 0 0 0 0 0 0 0 E + 0 8  
0 . 2 1 0 0 0 0 0 0 E + 0 8  
0 . 2 2 0 0 0 0 0 0 E + 0 8  
0 • 2 3 0 0 0 0 OOE+O8 
0 . 2 4 0 0 0 0 0 0 E + 0 8  
0 • 2 5 0 0 0 0 0 0 E + 0  8 
0 . 2 6 0 0 0 0 0 0 E + 0 8  
0 . 2 7 0 0 0 0 0 0 E  + 08.  
0 • 2 8 0 0 0 0 0 0E + 0 8* 
0 . 2 9 0 0 0 0 0 0 E + 0 8  
0 • 3 0 0 0 0 0 OOE+O8 
0 * 3 1 OOOOOOE+O 8 
0 . 3 2 0 0 0 0 0 0 E + 0 8  
0 • 3 3 0 0 0 0 0 0 E + C 8  
0 • 3 4 OOOOOOE+O8 
0 • 3 5 0 0 0 0 OOE+O8 
0 • 3 6 OOOOOOE+O8 
0 • 3 7 0 0 0 0 OOE+O8 
0 • 3 8 0 0 0 0 OOE+O8 
0 • 3 9 0 0 0 0 OOE+O8 
0 . 4 0 0 0 0 0 0 0 E + 0 8  
0 . 4 1 0 0 0 0 0 0 E + 0 8  
0 . 4 2 0 0 0 0 OOE+O8 
0 . 4 3 0 0 0 0 0 0 E+ 0 8  
0 . 4 4 0 0 0 0 0 0 E + 0 8  
0 . 4 5 0 0 0 0 0 0 E + 0 8  
0 . 4 6 0 0 0 0 0 0 E + 0 8  
0 . 4 7 0 0 0 0 0 0 E + 0 8  
0 . 4 8 0 0 0 0 0 0 E + 0 8  
0 . 4 9 0 0 0 0 OOE+O8 
0 . 5 0 0 0 0 0 0 0 E + 0 8  
0 . 5 1 0 0 0 0 0 0 E + 0 8  
0 • 5 2 0 0 0 0 0 0 E + 0 8  
0 . 5 3 0 0 0 0 0 0 E + 0 8  
0 . 5 4 OOOOOOE+O8
0 . 6 1 1 0 7 0 6 0 E - 0 2  
0 • 6 6 6 0 9 6 7 1  E - 0 2  
0 . 7 1 0  8 9 8 6 2 E - 0 2  
0 • 7 4 7 5 3 8 3 5 E - 0 2  
0 •  7 7 7  7 2 6 6 9 E - 0 2  
0 • 8 0 2 8 0 9 1 5 E - 0 2  
0 . 8 2 3 8 2 6 7 0 E - 0 2  
0 • 8 4 1 5 8 2 9 9 E - 0 2  
0 • 8 5 6 7 0 0 7 5 E - 0 2  
0 • 8 6 9 6 6 5 8 7 E - 0 2  
0 • 8 8 0 8 6 0 1 9 E - 0 2  
0 . 8 9 0 5 8 6 5 4 E - 0 2  
0 . 8 9 9 0 8 6 8 3 E - 0 2  
0 . 9 0 6 5 5 5  9 7 E - 0 2  
0 . 9 1 3 1 5 2 1 7 E - 0 2  
0 . 9 1 9 0 0 4  8 1 E - 0 2  
0 . 9 2 4 2 2 0 4 9 E - 0 2  
0 . 9 2 8 8 8 7 4 9 E - 0 2  
0 • 9 3 3 0 7  9 5 4 E - 0 2  
0 • 9 3 6 8 5 8 4 1 E - 0 2  
0 . 9 4 0 2 7 6 3 1 E - 0 2  
0 . 9 4 3 3 7 7 4 4 E - 0 2  
0 . 9 4  6 1 9 9 5 7 E - 0 2  
0 . 9 4 8 7 7 4 9 4 E - 0 2  
0 . 9 5 1  131 3 6 E - 0 2  
0 • 9 5 3 2 9 2 . 8 5 E - 0 2  
0 . 9 5 5 2 8 0 1 8 E - 0 2  
0 . 9 5 7 1 1 1 5 6 E - 0 2  
0 . 9 5 8 8 0 2 7 5 E - 0 2  
0 . 9 6 0 3 6 7 6 9 E - 0 2  
0 . 9 6 1 8 1 8 5 2 E - 0 2  
0 . 9 6 3 1 6 6 1 0 E - 0 2  
0 . 9 6 4 4 1 9 9 5 E - 0 2  
0 • 9 6 5 5 8 8 5 2 E - 02  
0 • 9 6 6 6 7  9 3 6 E - 0 2  
0 . 9 6 7 6 9 9 1 7 E - 0 2  
0 . 9 6 8 6 5 4 0 0 E - 0 2  
0 • 9 6 9 5 4  9 2  I E - 0 2  
0 . 9 7 0 3 8 9 6 6 E - 0 2  
0 . 9 7 1 1 7  9 7 2 E - 0 2  
0 . 9 7 1 9 2 3 3 3 E - 0 2  
0 • 9 7 2 6 2 4  0 5 E - 0 2  
0 . 9 7 3 2 8 5 1 1 E - 0 2  
0 • 9 7 3 9 0 9 4 3 E - 02  
0 . 9 7 4 4 9 9 6 9 E - 0 2
6 (deg)
- O . ' l  871 3 9 8 5 E  + 02  
- 0 . 1 5 5 2 0 3 9 5 E + 0 2  
- 0 . 1 3 2 8 6 7  6 5 E + 0 2  
- 0 . 1 1 6 3 9 2 0 1 E +02  
- 0 . 1 0 3 7 3 5 9 5 E + 0 2  
- 0 . 9 3 7 0 0 7 6 7E+01  
- 0 • 8 5 5 3 9 7 3 8 E + 0 1 
- 0 . 7 8 7 6 4 8 0 0 E + 0 1  
- 0 . 7 3 0 4 4 0 3 5 E +01 
- 0 . 6 8 1 4 4  0 20 E + 0 1  
- 0 . 6 3 8 9 5 9 1 2  E + 01 
- 0 . 6 0 1 7 4 5 4 0 E + 0 1 
- 0 • 5 6 8 8 5 1 5 7 E + 0 1 
- 0 • 5 3 9 5 4 6  8 5 E + 0 1 
- 0 . 5 1 3 2 5  8 5 5 E + 0 1 
- 0 . 4 8 9 5 3 1 15E+01  
- 0 . 4 6 7  9 9 7 7 2 E + 0 1 
- 0 . 4 4  8 3 5 9 2 4 E + 0 1 
- 0 • 4 3 0  36 9 4 5 E + 0 1 
- 0 . 4 1 3 8 2 3 7 5 E + 0 1 
- 0 • 3 9 8 5 5 0 3 9 E + 0 1 
- 0 • 3 8 4 4  0 4 4 5 E + 0 1 
- 0 . 3 7  12 6 2 4  0 E + 0 1 
- 0 . 3 5 9 0 1 8 50 E+ 01  
- 0 . 3 4 7 5 8 1 5 5 E + 0 1 
- 0 . 3 3 6 8 7 2 5 5 E + 0 1  
- 0 • 3 2 6  8 2 2 5 6 E + 0 1 
- 0 . 3 1 7 3 7 125E+01  
- 0 • 3 0 8 4 6 5 5 9 E + 0 1 
- 0 . 3 0 0 0 5 8 6 5E+01  
- 0 . 2 9 2 1 0 8 9 3 E + 0 1 
- 0 • 2 8 4 5 7  9 3 1 £ + 0 1  
- 0 . 2 7 7 4 3 6 8 0 E + 0 1  
- 0 . 2 7 0 6 5 1 7 1E+01  
- 0 • 2 6 4 1 9 7 4 4 E + 0 1 
- 0 • 2 5 8 0 4 9 9 3 E + 0 1 
- 0 . 2 5 2 1 8 7 4 9 E + 01  
- 0 . 2 4 6 5 9 0 4 1E+01  
- 0 . 2 4 1 2 4 0 7 9 E + 0 1  
- 0 . 2 3 6 1 2 2 3 5 E + 0 1  
- 0 . 2 3 1 2 2 0 16 E + 0 1  
- 0 • 2 2 6 5 2 0 6 6 E + 0 1 
- 0 . 2 2 2 0 1 131E+01  
- 0 . 2 1 7 6 8 0 6 7 E + 0 1  




O . 5 ' 5 O 0 d d O 0 E + ' 0 8  
0 • 5 6 OOOOOOE+O 8 
0 . 5 7 0 0 0 0 0 0 E + 0 8  
0 • 5 8 0 0 0 0 0 0 E + 0  8 
0 • 5 9 0 0 0 0 0 0 E + 0 8  
0 • 6 0 0 0 0 0 0 0 E  + 0I8 
0 * 6 1 OOOOOOE+O8 
0 * 6 2 0 0 0 0 OOE+O8 
0 • 6 3 0 0 0 0 0 0 E + 0 8  
0 . 6 4 0 0 0 0 0 0 E + 0 8  
0 • 6 5 0 0 0 0 0 0 E  + 0 8  
0 • 6 6 0  0 0 0  OOE+O jB 
0 . 6 7 0 0 0 0 0 0 E  + 0.8 
0 * 6  8 0 0 0 0 OOE + O8 
0 . 6 9 0 0 0 0 0 0 E + 0 8  
0 • 7 0 0 0 0 0 0 0 E  + 0 8  
0 * 7 1 0 0 0 0 OOE+O8 
0 • 7 2 OOOOOOE + O8 
0 • 7 3 0 0 0 0 OOE + O8 
0 • 7 4 0 0 0 0 OOE+O8 
0 . 7 5 0 0 0 0 0 0 E + 0 8  
0 • 7 6 OOOOOOE + O8 
0 • 7 7 OOOOOOE + O8 
0 * 7  8 0 0 0 0 OOE+O8 
0 * 7  9 0 0 0 0 OOE + O8 
0 • 8 0 0 0 0 0 0 0 E + 0 8  
0 * 8 1 OOOOOOE+O8 
0 • 8 2 0 0 0 0 0 0 E + 0 8  
0 • 8 3 0 0 0 0 0 0 E + 0 8 
0 • 8 4 OOOOOOE+O8 
0 • 8 5 0 0 0 0 OOE+O8 
0 . 8 6 0 0 0 0 0 0 E + 0 8  
0 • 8 7  0 0 0 0 OOE + O8 
0 . 8 8 0 0 0 0 0 0 E + 0 8  
0 • 8 9 0 0 0 0 OOE+O8 
0 • 9 0 0 0 0 0 0 0 E + 0 8  
0 * 9 1 0 0 0 0 OOE+O8 
0 • 9 2 0 0 0 0 0 0 E  + 0 8  
0 • 9 3 0 0 0 0 0 0 E + 0 8  
0 . 9 4 0 0 0 0 OOE+O8 
0 * 9 5 0 0 0 0 0 OE+ 0 8  
0 . 9 6 0 0 0 0 0 0 E + 0 8  
0 . 9 7 0 0 0 0 0 0 E + 0 8  
0 • 9 8 0 0 0 0 OOE+O8 
0 « 9 9 0 0 0 0 0 0 E + 0 8
0 . 9 7 5 0 5 8 3 1 E - 0 2  
0 • 9 7 5 5 8 7 5 1 E - 0 2  
0 • 9 7 6 0 8 9 3 2 E - 0 2  
0 • 9 7 6 5 6 5 6 OE- 0 2  
0 . 9 7 7 0 1 8 0 1 E - 02  
0 • 9 7 7 4 4  8 1 6 E - 0 2  
0 . 9 7 7 8 5 7 4 7 E - 0 2  
0 • 9 7  8 24  7 3 0 E - 0 2  
0 . 9 7 8 6 1 8 7 9 E - 0 2  
0 . 9 7 8 9 7 3 1 2 E - 0 2  
0 . 9 7 9 3 1  1 32E. -02  
0 • 9 7  9 6 3 4  3 6 E - 0 2  
0 • 9 7 9 9 4  3 1 2 E - 0 2  
0 • 9 8 0 2 3 8 4  2 E - 0 2  
0 . 9 8 0 5 2 1 0 6 E - 0 2  
0 • 9 8 0 7 9 1 7  2 E - 0 2  
0 . 9 8 1 0 5 1 0 8 E - 0 2  
0 . 9 8 1 2 9 9 7 5 E - 0 2  
0 . 9 8 1 5 3 8 3 5 E - 0 2  
0 . 9 8 1 7 6 7 3 7 E - 0 2  
0 . 9 8 1 9 8 7 3 5 E - 0 2  
0 • 9 8 2 1 9 86  9 E - 0 2  
0 . 9 8 2 4 0 1 9 5 E - 0 2  
0 . 9 8 2 5 9 7 4 5 E - 0 2  
0 . 9 8 2 7 8 5 5 7 E - 0 2  
0 • 9 8 2 9 6 6 7  3 E - 02  
0 . 9 8 3 1 4 1 2 6 E - 0 2  
0 • 9 8 3 3 0 9 4 4 E - 0 2  
0 • 9 8 3 4 7 1 6 1 E - 0 2  
0 • 9 8 3 6 2 8 0 6 E - 0 2  
0 • 9 8 3 7 7  9 0 4 E - 02  
0 • 9 8 3 9 2 4 7 9 E - 02  
0 . 9 8 4 0 6 5 5 5 E - 0 2  
0 • 9 8 4 2 d  15 8 E - 0 2  
0 • 9 8 4 3 3 3 0 4 E - 0 2  
0 • 9 8 4 4 6 0 1 6 E - 0 2  
0 . 9 8 4 5 8 3 1 3 E - 0 2  
0 . 9  84  7 0 2 1 4 E - 0 2  
0 . 9 8 4 8 1 7 3 1 E - 0 2  
0 • 9 8 4  9 2 8 8 7 E - 0 2  
0 . 9 8 5 0 3 6 9 1 E - 0 2  
0 . 9 8 5 1 4 1 6 2 E - 0 2  
0 . 9 8 5 2 4  3 1 Q E - 0 2  
0 . 9 8 5 3 4 1 5 0 E - 0 2  
0 . 9 8 5 4 3 6 9 6 E - 0 2
6 (deg)
- 0 . 2 0 9 5 1 4 1 5 E + 0 1  
- 0 • 2 0 5 6 5 9 5 3 E + 0 1 
- 0 . 2 0 1 9 4 6 0 4 E + 0 1  
- 0 . 1 9 8 3 6 5 9 9 E + 0 1 
- 0 . 1 9 4 9 1 2 2 0 E + 0 1 
- 0 .  1 9 1 5 7 . 8 0 6 E  + 01 
- 0 . 1 8 8 3 5 7 4 0 E + 0 1 
- 0 . 1 8 5 2 4 4 4 4 E + 0 1  
- 0 . 1 8 2 2 3 3 8 2 E + 0 1 
- 0 . 1 7 9 3 2 0 5 3 E + 0 1  
- 0 . 1 7 6 4 9 9 8 7 E + 0 1 
- 0 . 1 7 3 7 6 7 4 7 E + 0 1 
- 0 .  171 1.1 9 2 0 E  + 0 1 
- 0 . 1 6 8 5 5 1 2 0 E + 0 1  
- 0 . 1 6 6 0 5 9 8 5 E + 0 1 
- 0 . 1 6 3 6 4 1 7 4 E + 0 1  
- 0 . 1 6  12 9 3 6 4 E + 0 1 
- 0 . 1 5 9 0 1 2 5 6 E + 0 1 
- 0 . 1 5 6 7 9 5 6 2 E + 0 1 
- 0 . 1 5 4 6 4 0 1 5 E + 0 1 
- 0 . 1 5 2 5 4  3 6 0 E  + 0 1 
- 0 . 1 5 0 5 0 3 5 9 E + 0 1 
- 0 .  14 8 5 1 7  8 2 E + 0 1 
- 0 . 1 4 6 5 8 4 1 4 E + 0 1  
- 0 . 1 4 4 7 0 0 5 4 E + 0 1  
- 0 . 1 4 2 8 6 5 0 8 E + 0 1  
- 0 . 1 4  10 7 5 9 0 E + 0 1 
- 0 . 1 3 9 3 3 1 2 8 E + 0 1 
- 0 . 1 3 7 6 2 9 5 6 E + 0 1 
- 0 . 1 3 5 9 6 9 1 7 E + 0 1 
- 0 . 1 3 4 3 4 8 6 1 E + 0 1 
- 0 .  1 3 2 7 6 6 4 6 E + 0 1 
- 0 . 1 3 1 2 2 1 3 7 E + 0 1 
- 0 . 1 2 9 7 1 2 0 3 E + 0 1  
- 0 . 1 2 8 2 3 7 2 1 E + 0 1 
- 0 .  126  7 9 5 7 3 E + 0 1 
- 0 . 1 2 5 3 8 6 5 0 E + 0 1 
- 0 .  124  0 0 8 3 9 E  + 0 1 
- 0 . 1 2 2 6 6 0 4 1E+01  
- 0 . 1 2 1 3 4 1 5 7 E + 0 1 
- 0 . 1 2 0 0 5 0 9 4 E + 0 1 
- 0 . 1 1 8 7 8 7 5 9 E + 0 1 
- 0 .  1 1 7 5 5 0 6  9E + 0 1 
- 0 . 1 1 6 3 3 9 4 2 E + 0 1 
- 0 . 1 1 5 1 5 2 9 5 E + 0 1
Figure 36 ( j )
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b) (rad/sec)
" 0 7 T 0 0 0 0 0 0 0 E  + 0 9  
O'. 1 1 OOOO OOE + O 9 
0 . 1 2 OOOOOOE+O9 
0 . 1 3 OOOOOOE+O9 
0 . 1 4 0 0 0 0 0 0 E + 0 9  
0 . 1 5 0 0 0 0 0 0 E + 0 9  
0,. 16 0 0 0 0 0 0 E + 0 9  
0 . 1 7 0 0 0 0 0 0 E + 0 9  
0 . 1 8 0 0 0 0 0 0 E + 0 9  
0 . 1 9 0 0 0 0 0 0 E + 0 9  
0 . 2 0 0 0 0 0 0 0 E + 0 9  
0 * 2 1 OOOOOOE+O9 
0 • 2 2 0 0 0 0 0 0 E + 0 9  
0 * 2 3 0 0 0 0 0  OE + 0 9  
0 • 2 4 0 0 0 0 0 0 E + 0 9  
0 • 2 5 0 0 0 0 OOE+O9 
0 . 2 6 0 0 0 0 0 0 E + 0 9  
0 • 2 7  OOOOOOE + O 9 
0 • 2 8 0  0 0 0  OOE + O 9* 
0 . 2 9 0 0 0 0 0 0 E + 0 9  
0 . 3 0 0 0 0 0 0 0 E + 0 9  
0 • 3 1 OOOOOOE+O9 
0 . 3 2 0 G 0 0 0 0 E + 0 9  
0 • 3 3 0 0 0 0 OOE+O9 
0 • 34  0 0 0 0 0  OE + 0 9 
0 . 3 5 0 0 0 0 0 0 E + 0 9  
0 . 3 6 0 0 0 0 0 0 E + 0 9  
0 . 3 7 0 0 0 0 0 0 E + 0 9  
0 • 3 8 0 0 0 0 OOE+O9 
0 * - 3 9 0 0 0 0 0 OE+ 09  
0 . 4 0 0 0 0 0 0 0 E + 0 9  
0 * 4 1 0 0 0 0 OOE+O9 
0». 4 2 0 0  0 0  OOE + O 9 
0 . 4 3 0 0 0 0 0 0 E + 0 9  
0 * 4 4 OOOOOOE+O 9 
0 • 4 5 0 0 0 0 0 0 E + 0 9 
0 . 4 6 0 0 0 0 0 0 E + 0 9  
0 * 4 7 0 0 0 0 0 0E + 0 9  
0 . 4 8 0 0 0 0 0 0 E + 0 9  
0 . 4 9 0 0 0 0 0 0 E + 0 9  
0 . 5 0 0 0 0 0 0 0 E + 0 9  
0 * 5 1 OOOOOOE+O9 
0 • 5 2 0 0 0 0 0 0 E + 0 9  
0 . 5 3 0 0 0 0 0 0 E + 0 9  
O' .5 4 0 0 0 0 0 1 E + 0 9
0 * 9  8 5 5 2 9 5 6  E - 0  2 
0 • 9 8 6 3 2 1 3 9 E - 0 2  
0 • 9 8 6  9 2 3 9 6 E - 0 2  
0 * 9 8 7  3 9 3 1 2 E - 0 2  
0 . 9 8 7 7 6 5 5 4 E - 0 2  
0 • 9 8 8 0 6 6 0 3 E - 0 2  
0 . 9 8 8 3 1 2 0 3 E - 0 2  
0 . 9 8 8 5 1 5 9 6 E - 0 2  
0 . 9 8 8 6 8 6  8 5 E - 0 2  
0 . 9 8 8 8 3 1 5 3 E - 0 2  
0 . 9 8 8 9 5 5 0 5 E - 0 2  
0 . 9 8 9 0 6 1 3 5 E - 0 2  
0 • 9 8 9 1 5 3 4  9 S - 0 2  
0 • 9 8 9 2 3 3 9 2 E - 0 2  
0 * 9  8 9 3 0 4 4 7 £ - 02  
0 * 9  8 9 3 6 6 7 5 E - 0 2  
O'. 9 8 9 4 k i  i  9 S E - 0 2  
0 . 9 8 9 4 7 1 1 9 E - 0 2  
0 . 9 8 9 5 1 5 2 4 E - 0 2  
0 . 9 8 9 5 5 4 7 9 E - 0 2  
0 . 9 8 9 5 9 0 4  5 E - 0 2 
0 . 9 8 9 6 2 2 7 2 E - 0 2  
0 . 9 8 9 6 5 2 0 2 E - 0 2  
0 . 9 8 9 6  7 87  I E - 02  
0 . 9 8 9 7  0 3 0 4 E - 0 2  
0 • 9 8 9 7 2 5 3 5 E - 02  
0 . 9 8 9 7 4 5  8 I E - 0 2  
0 . 9 8 9 7 6 4 6 5 E - 0 2  
0 . 9 8 9 7  8 2 0 3 E - 0 2  
0 . 9 8 9 7 9 8 0 7 E - 0 2  
0 . 9 8 9 8 1 2 9 3 E - 0 2  
0 • 9 8 9 8 2 6 7 3 E - 0 2  
0 • 9 8 9 8 3 9 5 O E - 02 
0 • 9 8 9 8 5 14 3 E - 0 2  
0 . 9 8 9 8 6 2 5  8 E - 0 2  
0 . 9 8 9 8 7 2  9 5~E -  0 2 
0 • 9 8 9 8 8 2 6  8 E - 0 2  
O'. 9 8 9 8 9  1 7 9 E - 0 2  
0 • 9 8 9 9 0 0 3 2 E - 0 2  
0 . 9 8 9 9 0 8 3 5 E - 0 2  
0 . 9 8 9 9 1 5 9 1 E - 0 2  
0 . 9 8 9 9 2 3 0 1 E - 0 2  
0 . 9 8 9 9 2 9 7 3 E - 0 2  
0 • 9 8 9 9 3 6 0 5 E - 0 2  
0 . 9 8 9  94  2 0 1 E - 0  2
6 (deg)
-  0 7 1 X 3 9 9  0 5TE  VO I  
- 0 .  1 0 3 5 4  3 3 9 E + 0 1 
- 0 • 9 4 8 5 5 9 9 3 E + 0 0  
- 0 . 8 7 5 1 7 1 7 9 E + 0 0  
- 0 . 8 1 2 3 4 8 7 2 E + 0 0  
- 0  • 7 5 7 9 5  8 3 2 E + 0 0  
- 0 . 7 1 0 4 0 6 5 1 E + 0 0  
- 0 . 6 6 8 4 7 7 9 9 E + 0 0  
- 0 . 6  3 1 2 2 9 6 6 E + 0 0  
- 0 . 5 9 7 9 1 8 2 9 E + 0 0  
- 0 • 5 6 7 9 5 0 4 5 E + 0 0  
- 0 . 5 4 0 8 4 6 2 1 E + 0 0  
- 0 . 5 1 6 2 1 3 5 2 E + 0 0  
- 0 . 4 9 3 7 2 8 7 6 E + 0 0  
- 0 . 4 7 3 1 2 2 5 0 E + 0 0  
- 0 . 4 5 4 1 6 8 6 1 E + 0 0  
- 0 . 4  3 6 6 7  5 8 7 E  + 0 0  
- 0 . 4 2 0 4 8 1 4 6 E + 0 0  
- 0 . 4 0 5 4 4 5 9 5 E + 0 0  
- 0 . 3 9 1 4 4 9 2 2 E + 0 0  
- 0 • 37  8 3  8 7 0  7 E + 0 0  
- 0 . 3 6 6 1 6 8 9 2 E + 0 0  
- 0 • 3 5 4 7 1 5 4 9 E + 0 0  
- 0 . 3 4 3 9 5 7 1 2 E + 0 0  
- 0 . 3 3 3 8 3 2 4 1 E + 0 0  
- 0 • 3 2 4  2 8 6 9 5 E  + 0 0  
- 0 . 3 1 5 2 7 2 3 7 E + 0 0  
- 0 . 3 0 6 7 4 5 5 6 E + 0 0  
- 0  . 2 9 8 6 6 7 9 9 E  + 0 0  
- 0 . 2 9 1 0 0 5 0 6 E + 0 0  
- 0 . 2 8 3 7 2 5 6 2 E + 0 0  
- 0 . 2 7 6 8 0 1 5 6 E + 0 0  
- 0 . 2 7 0 2 0 7 5 1 E + 0 0  
- 0 • 2 6 3 9 2 0 4  0 E + 0 0  
- 0 . 2 5 7 9 1 9 2 5 E + 0 0  
- 0 . 2 5 2 1 8 5 0 4 E + 0 0  
- 0 • 2 4 6 7 0 0 2 9 E + 0 0  
- 0 • 2 4 1 4 4 9 1 0 E + 0 0  
- 0 . 2 3 6 4 1 6  8 4 E  + 0 0  
- 0 . 2 3 1 5 9 0 1 0 E + 0 0  
- 0 . 2 2 6 9 5 6 5 5 E + 0 0  
- 0 • 2 2 2 5 0 4  8 0 E + 0 0  
- 0 . 2 1 8 2 2 4 3 7 E + 0 0  
- 0 . 2 1 4 1 0 5 5 3 E + 0 0  
- 0 . 2 1 0 1 3 9 3 2 E + 0 0
Figure 36 (k)
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to (rad/sec) M 5 (deg)
Q V 5 5 0 0 0 b 0 1 E + 0 9 0 • 9 8 9 9 4 7 6 9 E - 0 2 - 0 . 2 0 6 3 1 7 4 1 E + 0 0
0 * 5 6 0 0 0 0 0 1E + 0 9 0 . 9 8 9 9 5 3 0 7 E - 0 2 - 0 . 2 0 2 6 3 2 0 5 E + 0 0
0 » 5 7 0 0 0 0 0 1 E + 0 9 0 . 9 8 9 9 5 8 1 3 E - 0 2 - 0 . 1 9 9 0  7 6 0 7 E  + 0 0
0 * 5 8 0 0 0 0 0 1 E + 0 9 0 . 9 8 9 9 6 2  9 3 E - 0 2 - 0 . 1 9 5 6 4 2 7  7 E + 0 0
0 » 5 9 0 0 0 0 0 1 E + 0 9 0 • 9 8 9 9 6 7 4  9 E - 0 2 -O' . 19 2 3 2 5 8 8 E + 0 0
O'. 6 0 0 0 0 0 0  1E + 0 9 0 . 9 8 9 9 7 1 S 6 E - 0 2 - 0 . 1 8 9 1 1 9 6 2 E + 0 0
0 . 6 1 0 0 0 0 0 1 E + 0 9 0 *  9 8 9 9 7 6 0 0 E - 0 2 - 0 . 1 8 6 0 1 8 5 0 E + 0 0
0 . 6 2 0 0 0 0 0 1 E + 0 9 0 . 9  8 9 9 7 9 9 2 E - 0 2 - 0 . 1 8 3 0 1 7 4 7 E + 0 0
0 . 6 3 0 0 0 0 0 1 E + 0 9 0 . 9 8 9 9 8 3 6 7 E - 0 2 -O '. 1 8 0 1 1 1 7 4 E + 0 0
0 . 6 4 0 0 0 0 0 1 E + 0 9 0 • 9 8 9 9 8 7 2 6 E - 0 2 - 0 . 1 7 7 2 9 6 8 4 E + 0 0
0 . 6 5 0 0 0 0 0 1 E + 0 9 0 . 9 8 9 9 9 0 6 6 E - 0 2 - 0 . 17 4 5 6 8 5  9E + 0 0
O'. 6 6 0 0 0 0 0  1 E + 0 9 0 • 9 8 9 9 9 3 9 2 E - 0 2 - 0 . 1 7 1 9 2 3 0 3 E + 0 0
0 . 6 7 0 0 0 0 0 1 E + 0 9 0 . 9 8 9 9 9 7  0 5 E - 0 2 - 0 . 1 6 9 3 5 6 4 8 E + 0 0
0 . 6 8 0 0 0 0 0 1 E + 0 9 0 . 9 9 0 0 0 0 0 2 E - 0 2 - 0 . 16 6  8 6 5 4  3E + 0 0
0 . 6 9 0 0 0 0 0 1 E + 0 9 0 . 9 9 0 0 0 2 8 5 E - 0 2 -O '. 16 4 4 4 6 6 2 E + 0 0
0 . 7 0 0 0 0 0 0 1 E + 0 9 0 • 9 9 0 0 0 5 5 8 E - 0 2 - 0 . 1 6 2 0 9 6 9 3 E + 0 0
0 . 7  10 0 0 0 0 1E + 0 9 0 . 9 9 0 0 0 8 2  I E - 0 2 15 9 8 13 4 4 E + 0 0
0 . 7 2 0 0 0 0 0 1 E + 0 9 0 . 9 9 0 0 1 0 7  0 E - 0 2 - b . 1 5 7 5 9 3 4 1 E + 0 0
O'. 7 3 0 0 0 0 0  1E + 0 9 0 • 9 9 0 0 1 3 0 9 E - 0 2 - 6 . 1 5 5 4 3 4 2 1 E + 0 0
0 . 7 4 0 0 0 0 0 1 E + 0 9 0 . 9 9 0 0 1 5 4 1 E - 0 2 - 0 . 15 3 3 3 3 3 8 E + 0 0
O . 7 5 0 0 0 0 0 1 E + 0 9 0 . 9 9 0 0 1 7 6 1 E - 0 2 -O '. 1 5 1 2 8 8 6 1 E + 0 0
0 . 7 6 0 0 0 0 0 1 E + 0 9 0 . 9 9 0 0 1 9 7 7 E - 0 2 -O '. 1 4 9 2 9 7 6 3 E + 0 0
0 . 7 7 0 0 0 0 0 1 E + 0 9 0 . 9 9 0 0 2 1 7 8 E - 0 2 - 0 . 1 4 7 3 5 8 4 0 E + 0 0
0 . 7 8 0 0 0 0 0 1 E + 0 9 0 • 9 9 0 0 2 3 7  7 E - 0 2 - 0 . 1 4 5 4 6 8 8 9 E + 0 0
0 . 7 9 0 0 0 0 0 1 E + 0 9 0 . 9 9 0 0 2 5 6 5 E - 0 2 - 0 . 1 4 3 6 2 7 2 4 E + 0 0
0 . 8 0 0 0 0 0 0 1 E + 0 9 0 • 9 9 0 0 2 7 4 8 E - 0 2 - 0 . 14 1 8 3 1 6 3 E + 0 0
0 . 8 1 0 0 0 0 0 1 E + 0 9 0 . 9 9 0 0 2 9 2 3 E - 0 2 - 0 . 1 4 0 0 8 0 3 8 E + 0 0
0 . 8 2 0 0 0 0 0  I E + 0 9 0 • 9 9 0 0 3 0 9 4 E - 02 - 0 . 1 3 8 3 7 1 8 3 E + 0 0
0 . 8 3 0 0 0 0 0 1 E + 0 9 0 . 9 9 0 0 3 2 5 6 E - 0 2 - 0 . 13 6 7 0 4 4 7 E + 0 0
0 . 8 4 0 0 0 0 0 1 E + 0 9 O'. 9 9 0 0 3 4  1 4 E - 0 2 - 0 . 1 3 5 0 7 6  8 2 E + 0 0
0 . 8 5 0 0 0 0 0 1 E + 0 9 0 • 9 9 0 0 3 5 6 2 E - 0 2 - 0 . 13 3 4  8 7 4  8E + 0 0
0 . 8 6 0 0 0 0 0 1 E + 0 9 0 .  9 9 0 0 -3 7  1 I E - 0 2 - 0 . 1 3 1 9 3 5 1 OE+OO
Q .8 7 0 0 0 0 0 1 E + 0 9 0 . 9 9 0 0 3 8 5 2 E - 0 2 -o . 1 3 0 4 1 8 4 2 E + 0 0
O'. 8 8 0 0 0 0 0  1 E + 0 9 O'. 9 9 0 0 3 9 9 0 E - 0 2 -0 . 1 2 8 9 3 6 2 1 E + 0 0
0 . 8 9 0 0 0 0 0 1 E + 0 9 0 . 9 9 0 0 4 1 2 2 E - 0 2 - o . 1 2 7 4  8 7 3 1 E + 0 0
0 . 9 0 0 0 0 0 0 1 E + 0 9 0 . 9 9 0 0 4 2 4 7 E - 0 2 -O '. 12 6 0 7 0 6 2 E + 0 0
0 . 9 1 0 0 0 0 0 1 E + 0 9 0 . 9 9 0  0 4  3 7 1 E - 0  2 - 0 . 1 2 4 6 8 5 0 8 E + 0 0
O’.  9 2 0 0 0 0 0  1E + 0 9 0 . 9 9 0 0 4 4  9 4 E - 0 2 -O '. 1 2 3 3 2 9 6 4 E + 0 0
0 . 9 3 0 0 0 0 0 1 E + 0 9 0 • 9 9 0 0 4 6 0 8 E - 0 2 -0 . 12 2 0 0 3 3 8 E + 0 0
0 . 9 4 0 0 0 0 0 1 E + 0 9 0 . 9 9 0 0 4 7 2  I E - 0 2 - 0 . 1 2 0 7 0 5 3 3 E + 0 0
0 . 9 5 0 0 0 0 0 1 E + 0 9 0 . 9 9 0 0 4 8 2 7 E - 0 2 -o . 1 1 9 4  3 4 6 2 E + 0 0
0 . 9 6 0 0 0 0 0 1 E + 0 9 0 • 9 9 0 0 4  9 3 2 E - 0 2 - 0 . 1 1 8 1 9 0 3 8 E + 0 0
0 . 9 7 0 Q 0 0 0 1 E + 0 9 0 • 9 9 0 0 5 0 3 4 E - 0 2 -0 . 1 1 6 9 7 1 8 0 E + 0 0
0 . 9 8 0 0 0 0 0 1 E + 0 9 O'." 9 9 0 0 5  1 3 7 E - 0 2 - o . 1 1 5 7 7  8 0 9 E + 0 0
0 . 9 9 0 0 0 0 0 1 E + 0 9 0 • 9 9 0 0 5 2 2 9 E - 0 2 -O'. 11 4 6 0 8 5 1E + 0 0
Figure 36 (1)
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These values o f the components move the cusp in the response curve,
V
Figure 35, to a frequency o f approximately 1 MHz. The high frequency 
value o f |a | , as can be seen from the graph and the tabulated data, is 
equal to 1/100; therefore, the c ir c u it  s a tis fie s  the constra ints and 
is  stable.
The phase s h if t  due to the compensation network is  small a t high 
frequencies; therefore, the m a jo rity  o f the overa ll phase s h if t  a t high 
frequencies is  due only to the a m p lifie r. The phase s h if t  o f the com­
pensation network is  large when the phase s h if t  due to the am p lifie r is 
small and vice versa.
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Results:
A cha ra c te ris tic  o f the SN72702 operational am p lifie r is  the input 
voltage range, -6 vo lts  to +1.5 vo lts . The voltage fo llow er is  there­
fo re  lim ited  p r in c ip a lly  to negative signals.
The bandwidth o f the voltage fo llow er is  defined here on the basis 
o f a decrease by a fac to r o f e in  output signal With a -2 v o lt input 
signal the output voltage was reduced by a fac to r o f e a t 5 MHz. The 
response o f the voltage fo llow er is  w ith in  90% o f the input signal at 
2.4 MHz.
An estimate o f the input impedance o f the voltage fo llow er was made 
by discharging a capacitor through the voltage fo llow er and observing 
the decay time. This procedure was followed because the voltage fo llow er 
was to be used as the output bu ffe r fo r  a pulse stre tcher c ir c u it .  The 
time fo r  the capacitor to decay to 5% o f i ts  o rig in a l value is  three 
time constants. The measured value o f th is  time was 6 ms w ith a capaci­
tance o f 5 n f The low-frequency input impedance Z. o f the voltage 
fo llow er is  therefore approximately 400 Kft.
T-1609 m
CHAPTER 7
DESCRIPTION OF A PULSE HEIGHT ANALYZER
The previously described c irc u its  may be used in a pulse height 
analyzer. Figure 37 is  a block flow diagram fo r  such a device w ith 
5 decimal d ig its  o f information in  each o f 100 addresses.
Pulses from a detector are applied to the input* enable. This 
stage allows only one pulse to reach the input o f the pulse stre tcher.
The pulse s tre tcher stretches in time the pulse transm itted through the 
Input enable and applies i t  to one o f the inputs o f a voltage comparator.
The master c lock 's  output is  applied to the input o f the tim ing and 
synchronization c ir c u it .  The $1 clock output is  divided by f iv e  because 
there are f iv e  decimal d ig its  corresponding to each address in  the 
memory (four s h if t  re g is te rs ), The output o f the d iv ide by 5 is  applied 
to  the input o f a count to 100 c ir c u it .  The count to 100 monitors the 
analyzer's address. The output o f the count to 100 is  applied to the 
input o f a d ig ita l-to -a n a lo g  converter or synchronized lin e a r ramp 
generator, and the analog output voltage o f the converter or generator 
1s a staircase or lin e a r ramp which is  synchronized w ith the memory.





































When the voltage o f the stretched pulse is  equal to the voltage o f 
the staircase or ramp, the voltage comparator changes states and triggers  
the f l ip - f lo p .  The f l ip - f lo p  is  reset on the next $2 clock pulse; there­
fo re , the f^ ip - f lo p  generates a pulse when a count should be added to 
memory. This pulse is  used as the OK-add-1-count pulse fo r  the tim ing 
and synchronization c ir c u it ,  used to enable the input so the next pulse 
may be accepted and used to clear the pulse s tre tcher.
The add one count and count enable outputs o f the tim ing and syn­
chronization c ir c u it  are applied to the input o f the function module, 
which determines whether the counts from the comparison section o f the 
c ir c u it  are to be added in to  or subtracted from the memory. The f i r s t  
location in  each address is  determined by the d ivide by 5 c ir c u it ,  and
th is  c ir c u it  ensures tha t the function module adds a new count only
in to  the units level in an address,
The continuous output from memory is  applied to a d ig ita l-to -an a log
converter, which generates an analog display fo r  a cathode ray tube 
device, i . e . ,  the oscilloscope th a t the pulse height analyzer could be 
plugged in to .
• The latched output from the memory is  applied to the input o f a 
character generator and synchronizer. This c ir c u it  generates the seven- 
segment characters tha t are displayed on the cathode ray tube screen fo r 
the numerical d isplay.
This model pulse height analyzer could be economically used as a 
p lug-in  u n it fo r  a Tektronix 561 oscilloscope. The pulse height ana­
lyze r would use the oscilloscope de flection  c ir c u it  and cathode ray tube
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DESCRIPTION OF A MOSSBAUER DATA ANALYZER
The previously described c irc u its  may be used in a Mossbauer data 
analyzer as shown in Figure 38.
The master clock o f the Mossbauer analyzer is  applied to the input 
o f a d iv ide or not-d iv ide c ir c u it .  The memory address se lector deter­
mines whether the master clock frequency is to be divided or not.
In the region where th is  frequency is d ivided, the divided f re ­
quency is  applied to the input o f the tim ing and synchronization c ir c u i t ;  
the $1 output o f the tim ing and synchronization c ir c u it  is  applied to 
the input o f an up/down counter. The output o f the counter is  applied 
to the input o f a d ig ita l-to -a n a lo g  converter, and i t s  output is  applied 
to the input o f a smoother c ir c u it .  Whether the counter counts up or 
counts down is  determined by the output o f a f l ip - f lo p .  The input o f 
the f l ip - f lo p  is  the end of memory reset generated by the memory address 
se lector. Therefore the counter counts up on one cycle o f memory and 
counts down on the next cycle o f memory. This counting scheme through 
the d ig ita l-to -a n a lo g  converter generates a tr ia n g u la r wave output voltage. 
This tria n g u la r wave output voltage is  the d riv ing  voltage fo r  the motion 
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The same pulses tha t generate the tr iangu la r wave output voltage
v
s h if t  the memory o f the analyzer; the memory, therefore, is  synchronized 
w ith the motion device. When the memory is  w ith in  the selected bounds 
determined by the memory address se lecto r, the memory is  s h ift in g  slowly 
(clock frequency d iv ided), the tr iangu la r output is  changing, the 
input to the memory is  enabled, and the pulses corresponding to the 
ve lo c ity  o f the motion device are added in to  or subtracted from the 
memory.
When the memory is  not w ith in  the selected bounds the master clock 
frequency is  not divided. The up/down counter used to generate the 
tr ia n g u la r wave output voltage is  disabled; consequently, the tr ia ng u la r 
wave output is  not changing during the high-frequency s h ift in g  o f 
memory. The memory input is  also disabled during th is  time; nothing can 
be a ltered in the memory locations, therefore, tha t has not been selected 
by the memory address se lector.
The external count-up/count-down switch allows the f le x ib i l i t y  o f counting 
e ith e r on the pos itive  or on the negative slope o f the tria ngu la r wave.
The detector pulses are applied to the input o f the function module, 
which determines whether the pulses are to be added in to  or subtracted 
from the memory. The function module also clears the memory.
The continuous output o f the memory is  applied to a d ig ita l- to -  
analog converter, which generates an analog d isplay o f the data in 
memory on a cathode ray tube.
The latched output o f the memory is  applied to the input o f a 
character generator, which w il l  generate the numerical display fo r  the 
cathode ray tube.
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The c ir c u it  configuration fo r  the Mossbauer analyzer generates a 
tr ia ng u la r output voltage which is  synchronized w ith the memory. The 
memory input is  enabled, causing the counts received a t the detector to 
change memory contents only while the triangu la r wave output is  changing.
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Operation o f J-K Master-Slave F lip-F lop
A J-K f l ip - f lo p  is  a b is tab le  device whose output is  determined by 
the values of the J and K inputs and the clock pulse.
The tru th  table fo r  an SN7473 J-K master-slave f l ip - f lo p  is  given 
in  Table 7, page 79. The inputs to the master are governed by the 
clock pulse. The clock pulse also determines the state o f the coupling 
between the master and the slave. The operating sequence is
1. Iso la te  the slave from the master;
2. Enter information from the J and K inputs in to  the 
master;
3. Disable J and K inputs;
4. Transfer the information from the master in to  the 
slave.
The above numbers correspond to those on the clock wave form in Figure 24, 
page 80.
I f  J = K = "1" then from Table 7 the Q output o f the f l ip - f lo p ,  on 
the t n+i pulse, w il l  assume the value tha t Q had at time t p. A f l ip - f lo p  
connected in th is  manner changes state on each clock pulse. I f ,  fo r  
example, J =  "1" and K = "0" a t point 3 in  Figure 24, then a t point 4 
the value o f Q is  "1" S im ila rly  i f  J =. "0M and K = "1" at po int 3,
120
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then at po int 4, Q is  "0" The value o f Q w i l l  not change with the
clock pulse i f  J = K = "0"
